絲?。?a target="_blank" title="Marking" href="/mk1574-01slf/marking.html">MK1574-01SLF；Package：SOIC；3.3 VOLT FRAME RATE COMMUNICATIONS PLL

Features ? 3.3 volt operation ? Packaged in 16-pin SOIC ? Accepts 8 kHz input clock ? Output clock rates include T1, E1, T2, E2 ? Available in commercial (0o to + 70oC) or industrial (-40 to +85oC) temperature ranges ? Available in Pb (lead) free package ? For jitter attenuation, use the M

文件：385.15 Kbytes 頁數(shù)：11 Pages

RENESAS

瑞薩

絲?。?a target="_blank" title="Marking" href="/mk1574-01slf/marking.html">MK1574-01SLF；Package：SOIC；3.3 VOLT FRAME RATE COMMUNICATIONS PLL

Features ? 3.3 volt operation ? Packaged in 16-pin SOIC ? Accepts 8 kHz input clock ? Output clock rates include T1, E1, T2, E2 ? Available in commercial (0o to + 70oC) or industrial (-40 to +85oC) temperature ranges ? Available in Pb (lead) free package ? For jitter attenuation, use the M

文件：385.15 Kbytes 頁數(shù)：11 Pages

RENESAS

瑞薩

Frame Rate Communications PLL

Description The MK1574-01 is a Phase-Locked Loop (PLL) based clock synthesizer, which accepts an 8 kHz clock input as a reference, and generates many popular communications frequencies. All outputs are frequency locked together and to the input. This allows for the generation of locked clocks to

文件：83.69 Kbytes 頁數(shù)：6 Pages

ICST

絲?。?a target="_blank" title="Marking" href="/mk1574-01s/marking.html">MK1574-01S；Package：SOIC；3.3 VOLT FRAME RATE COMMUNICATIONS PLL

Features ? 3.3 volt operation ? Packaged in 16-pin SOIC ? Accepts 8 kHz input clock ? Output clock rates include T1, E1, T2, E2 ? Available in commercial (0o to + 70oC) or industrial (-40 to +85oC) temperature ranges ? Available in Pb (lead) free package ? For jitter attenuation, use the M

文件：385.15 Kbytes 頁數(shù)：11 Pages

RENESAS

瑞薩

Frame Rate Communications PLL

The MK1574-01 is a Phase-Locked Loop (PLL) based clock synthesizer, which accepts an 8 kHz clock input as a reference, and generates many popular communications frequencies. All outputs are frequency locked together and to the input. This allows for the generation of locked clocks to the 8 kHz backp 3.3 volt operation\nPackaged in 16-pin SOIC\nAvailable in Pb (lead) free package\nAccepts 8 kHz input clock\nOutput clock rates include T1, E1, T2, E2\nAvailable in commercial (0;

Renesas

瑞薩

Frame Rate Communications PLL

The MK1574-01A/B are Phase-Locked Loop (PLL) based clock synthesizers that accept an 8kHz clock input as a reference and generate many popular communications frequencies. All outputs are frequency-locked together and to the input. This allows for the generation of locked clocks to the 8kHz backplane ? Packaged in a 16-pin SOIC\n? Output clock rates include T1, E1, T2, and E2\n? Available in commercial (0 °C to + 70 °C) or industrial (-40 °C to +85 °C) temperature ranges;

Renesas

瑞薩

Package：16-SOIC（0.154"，3.90mm 寬）；包裝：管件 類別：集成電路（IC） 時鐘發(fā)生器，PLL，頻率合成器 描述：IC PLL FRAME RATE COMM 16-SOIC

Renesas Electronics America Inc

Package：16-SOIC（0.154"，3.90mm 寬）；包裝：管件 類別：集成電路（IC） 時鐘發(fā)生器，PLL，頻率合成器 描述：IC PLL FRAME RATE COMM 16-SOIC

Renesas Electronics America Inc

Package：16-SOIC（0.154"，3.90mm 寬）；包裝：管件 類別：集成電路（IC） 時鐘發(fā)生器，PLL，頻率合成器 描述：IC PLL FRAME RATE COMM 16-SOIC

Renesas Electronics America Inc