MCF52221中文資料恩XP數(shù)據(jù)手冊(cè)PDF規(guī)格書(shū)

特性 Features

Feature Overview

The MCF52223 family includes the following features:

? Version 2 ColdFire variable-length RISC processor core

— Static operation

— 32-bit address and data paths on-chip

— Up to 80 MHz processor core frequency

— Sixteen general-purpose, 32-bit data and address registers

— Implements ColdFire ISA_A with extensions to support the user stack pointer register and four new instructions

for improved bit processing (ISA_A+)

— Multiply-Accumulate (MAC) unit with 32-bit accumulator to support 16?16 ? 32 or 32?32 ? 32 operations

— Illegal instruction decode that allows for 68-Kbyte emulation support

? System debug support

— Real-time trace for determining dynamic execution path

— Background debug mode (BDM) for in-circuit debugging (DEBUG_B+)

— Real-time debug support, with six hardware breakpoints (4 PC, 1 address and 1 data) configurable into a 1- or

2-level trigger

? On-chip memories

— 32-Kbyte dual-ported SRAM on CPU internal bus, supporting core and DMA access with standby power supply

support

— 256 Kbytes of interleaved flash memory supporting 2-1-1-1 accesses

? Power management

— Fully static operation with processor sleep and whole chip stop modes

— Rapid response to interrupts from the low-power sleep mode (wake-up feature)

— Clock enable/disable for each peripheral when not used

— Software controlled disable of external clock output for low-power consumption

? Universal Serial Bus On-The-Go (USB OTG) dual-mode host and device controller

— Full-speed / low-speed host controller

— USB 1.1 and 2.0 compliant full-speed / low speed device controller

— 16 bidirectional end points

— DMA or FIFO data stream interfaces

— Low power consumption

— OTG protocol logic

? Three universal asynchronous/synchronous receiver transmitters (UARTs)

— 16-bit divider for clock generation

— Interrupt control logic with maskable interrupts

— DMA support

— Data formats can be 5, 6, 7 or 8 bits with even, odd, or no parity

— Up to two stop bits in 1/16 increments

— Error-detection capabilities

— Modem support includes request-to-send (RTS) and clear-to-send (CTS) lines for two UARTs

— Transmit and receive FIFO buffers

? I2C module

— Interchip bus interface for EEPROMs, LCD controllers, A/D converters, and keypads

— Fully compatible with industry-standard I2C bus

— Master and slave modes support multiple masters

— Automatic interrupt generation with programmable level

? Queued serial peripheral interface (QSPI)

— Full-duplex, three-wire synchronous transfers

— Up to four chip selects available

— Master mode operation only

— Programmable bit rates up to half the CPU clock frequency

— Up to 16 pre-programmed transfers

? Fast analog-to-digital converter (ADC)

— Eight analog input channels

— 12-bit resolution

— Minimum 1.125 ?s conversion time

— Simultaneous sampling of two channels for motor control applications

— Single-scan or continuous operation

— Optional interrupts on conversion complete, zero crossing (sign change), or under/over low/high limit

— Unused analog channels can be used as digital I/O

? Four 32-bit timers with DMA support

— 12.5 ns resolution at 80 MHz

— Programmable sources for clock input, including an external clock option

— Programmable prescaler

— Input capture capability with programmable trigger edge on input pin

— Output compare with programmable mode for the output pin

— Free run and restart modes

— Maskable interrupts on input capture or output compare

— DMA trigger capability on input capture or output compare

? Four-channel general purpose timer

— 16-bit architecture

— Programmable prescaler

— Output pulse-widths variable from microseconds to seconds

— Single 16-bit input pulse accumulator

— Toggle-on-overflow feature for pulse-width modulator (PWM) generation

— One dual-mode pulse accumulation channel

? Pulse-width modulation timer

— Operates as eight channels with 8-bit resolution or four channels with 16-bit resolution

— Programmable period and duty cycle

— Programmable enable/disable for each channel

— Software selectable polarity for each channel

— Period and duty cycle are double buffered. Change takes effect when the end of the current period is reached

(PWM counter reaches zero) or when the channel is disabled.

— Programmable center or left aligned outputs on individual channels

— Four clock sources (A, B, SA, and SB) provide for a wide range of frequencies

— Emergency shutdown

? Two periodic interrupt timers (PITs)

— 16-bit counter

— Selectable as free running or count down

? Real-Time Clock (RTC)

— Maintains system time-of-day clock

— Provides stopwatch and alarm interrupt functions

? Software watchdog timer

— 32-bit counter

— Low-power mode support

? Clock generation features

— Crystal, on-chip trimmed relaxation oscillator, or external oscillator reference options

— Trimmed relaxation oscillator

— Pre-divider capable of dividing the clock source frequency into the PLL reference frequency range

— System can be clocked from PLL or directly from crystal oscillator or relaxation oscillator

— Low power modes supported

— 2n (0 ? n ? 15) low-power divider for extremely low frequency operation

? Interrupt controller

— Uniquely programmable vectors for all interrupt sources

— Fully programmable level and priority for all peripheral interrupt sources

— Seven external interrupt signals with fixed level and priority

— Unique vector number for each interrupt source

— Ability to mask any individual interrupt source or all interrupt sources (global mask-all)

— Support for hardware and software interrupt acknowledge (IACK) cycles

— Combinatorial path to provide wake-up from low-power modes

? DMA controller

— Four fully programmable channels

— Dual-address transfer support with 8-, 16-, and 32-bit data capability, along with support for 16-byte (4?32-bit)

burst transfers

— Source/destination address pointers that can increment or remain constant

— 24-bit byte transfer counter per channel

— Auto-alignment transfers supported for efficient block movement

— Bursting and cycle-steal support

— Software-programmable DMA requests for the UARTs (3) and 32-bit timers (4)

? Reset

— Separate reset in and reset out signals

— Seven sources of reset:

– Power-on reset (POR)

– External

– Software

– Watchdog

– Loss of clock

– Loss of lock

– Low-voltage detection (LVD)

— Status flag indication of source of last reset

? Chip configuration module (CCM)

— System configuration during reset

— Selects one of six clock modes

— Configures output pad drive strength

— Unique part identification number and part revision number

? General purpose I/O interface

— Up to 56 bits of general purpose I/O

— Bit manipulation supported via set/clear functions

— Programmable drive strengths

— Unused peripheral pins may be used as extra GPIO

? JTAG support for system level board testing