| 型號 | 下載 訂購 | 功能描述 | 制造商 上傳企業(yè) | LOGO |
|---|---|---|---|---|
MC74ACT74 | Dual D??ype Positive Edge??riggered Flip??lop Dual D?Type Positive Edge?Triggered Flip?Flop The MC74AC74/74ACT74 is a dual D?type flip?flop with Asynchronous Clear and Set inputs and complementary (Q,Q) outputs. Information at the input is transferred to the outputs on the positive edge of the clock pulse. Clock triggering occurs at 文件:157.44 Kbytes 頁數(shù):12 Pages | ONSEMI 安森美半導(dǎo)體 | ONSEMI | |
MC74ACT74 | DUAL D-TYPE POSITIVE EDGE-TRIGGERED FLIP-FLOP The MC74AC74/74ACT74 is a dual D-type flip-flop with Asynchronous Clear and Set inputs and complementary (Q,Q) outputs. Information at the input is transferred to the outputs on the positive edge of the clock pulse. Clock triggering occurs at a voltage level of the clock pulse and is not directly 文件:204.22 Kbytes 頁數(shù):6 Pages | MOTOROLA 摩托羅拉 | MOTOROLA | |
MC74ACT74 | Dual D-Type Positive Edge-Triggered Flip-Flop The MC74AC74/74ACT74 is a dual D-type flip-flop with Asynchronous Clearand Set inputs and complementary (Q,Q) outputs. Information at the input istransferred to the outputs on the positive edge of the clock pulse. Clock triggering occurs at a voltage level of the clock pulse and is not directly rela ? Outputs Source/Sink 24 mA\n? ACT74 Has TTL Compatible Inputs CD1SD2 D1Q1CP2Q2\n? Pb-Free Packages Are Available; | ONSEMI 安森美半導(dǎo)體 | ONSEMI | |
DUAL D-TYPE POSITIVE EDGE-TRIGGERED FLIP-FLOP The MC74AC74/74ACT74 is a dual D-type flip-flop with Asynchronous Clear and Set inputs and complementary (Q,Q) outputs. Information at the input is transferred to the outputs on the positive edge of the clock pulse. Clock triggering occurs at a voltage level of the clock pulse and is not directly 文件:204.22 Kbytes 頁數(shù):6 Pages | MOTOROLA 摩托羅拉 | MOTOROLA | ||
Dual D??ype Positive Edge??riggered Flip??lop Dual D?Type Positive Edge?Triggered Flip?Flop The MC74AC74/74ACT74 is a dual D?type flip?flop with Asynchronous Clear and Set inputs and complementary (Q,Q) outputs. Information at the input is transferred to the outputs on the positive edge of the clock pulse. Clock triggering occurs at 文件:157.44 Kbytes 頁數(shù):12 Pages | ONSEMI 安森美半導(dǎo)體 | ONSEMI | ||
Dual D??ype Positive Edge??riggered Flip??lop Dual D?Type Positive Edge?Triggered Flip?Flop The MC74AC74/74ACT74 is a dual D?type flip?flop with Asynchronous Clear and Set inputs and complementary (Q,Q) outputs. Information at the input is transferred to the outputs on the positive edge of the clock pulse. Clock triggering occurs at 文件:157.44 Kbytes 頁數(shù):12 Pages | ONSEMI 安森美半導(dǎo)體 | ONSEMI | ||
Dual D??ype Positive Edge??riggered Flip??lop Dual D?Type Positive Edge?Triggered Flip?Flop The MC74AC74/74ACT74 is a dual D?type flip?flop with Asynchronous Clear and Set inputs and complementary (Q,Q) outputs. Information at the input is transferred to the outputs on the positive edge of the clock pulse. Clock triggering occurs at 文件:157.44 Kbytes 頁數(shù):12 Pages | ONSEMI 安森美半導(dǎo)體 | ONSEMI | ||
Dual D??ype Positive Edge??riggered Flip??lop Dual D?Type Positive Edge?Triggered Flip?Flop The MC74AC74/74ACT74 is a dual D?type flip?flop with Asynchronous Clear and Set inputs and complementary (Q,Q) outputs. Information at the input is transferred to the outputs on the positive edge of the clock pulse. Clock triggering occurs at 文件:157.44 Kbytes 頁數(shù):12 Pages | ONSEMI 安森美半導(dǎo)體 | ONSEMI | ||
Dual D??ype Positive Edge??riggered Flip??lop Dual D?Type Positive Edge?Triggered Flip?Flop The MC74AC74/74ACT74 is a dual D?type flip?flop with Asynchronous Clear and Set inputs and complementary (Q,Q) outputs. Information at the input is transferred to the outputs on the positive edge of the clock pulse. Clock triggering occurs at 文件:157.44 Kbytes 頁數(shù):12 Pages | ONSEMI 安森美半導(dǎo)體 | ONSEMI | ||
Dual D??ype Positive Edge??riggered Flip??lop Dual D?Type Positive Edge?Triggered Flip?Flop The MC74AC74/74ACT74 is a dual D?type flip?flop with Asynchronous Clear and Set inputs and complementary (Q,Q) outputs. Information at the input is transferred to the outputs on the positive edge of the clock pulse. Clock triggering occurs at 文件:157.44 Kbytes 頁數(shù):12 Pages | ONSEMI 安森美半導(dǎo)體 | ONSEMI |
技術(shù)參數(shù)
- Pb-free:
Pb
- Halide free:
H
- Status:
Active
- Type:
D-Type
- Channels:
2
- VCC Min (V):
4.5
- VCC Max (V):
5.5
- tpd Max (ns):
10
- IO Max (mA):
24
- Package Type:
SOIC-14
| 供應(yīng)商 | 型號 | 品牌 | 批號 | 封裝 | 庫存 | 備注 | 價格 |
|---|---|---|---|---|---|---|---|
MOT |
24+ |
SOP |
3000 |
公司現(xiàn)貨 |
詢價 | ||
MOT |
24+/25+ |
193 |
原裝正品現(xiàn)貨庫存價優(yōu) |
詢價 | |||
MOT |
25+ |
SOP14 |
2987 |
只售原裝自家現(xiàn)貨!誠信經(jīng)營!歡迎來電! |
詢價 | ||
MOTOROLA/摩托羅拉 |
2022+ |
49 |
全新原裝 貨期兩周 |
詢價 | |||
MOTOROLA/摩托羅拉 |
23+ |
DIP |
50000 |
全新原裝正品現(xiàn)貨,支持訂貨 |
詢價 | ||
MOTOROLA/摩托羅拉 |
23+ |
DIP |
50000 |
全新原裝正品現(xiàn)貨,支持訂貨 |
詢價 | ||
ON/安森美 |
23+ |
SOP14 |
10000 |
一級代理原廠VIP渠道,專注軍工、汽車、醫(yī)療、工業(yè)、 |
詢價 | ||
2023+ |
3.9mm |
3000 |
進口原裝現(xiàn)貨 |
詢價 | |||
ON |
23+ |
SOP |
7000 |
絕對全新原裝!100%保質(zhì)量特價!請放心訂購! |
詢價 | ||
ON |
17+ |
SOIC-14 |
6200 |
100%原裝正品現(xiàn)貨 |
詢價 |
相關(guān)規(guī)格書
更多- NE5532
- NE5532
- NE5532
- NE5532
- NE5532
- NE5532A
- NE5532A
- UNE5532
- SI7964DP
- SI7909DN
- SI7941DP
- SI7901EDN
- SI7940DP
- SI7956DP
- SI7980DP
- SI7902EDN
- SI7998DP
- SI7960DP
- SI7943DP
- SI7991DP
- SI7923DN
- SI7983DP
- SI7973DP
- SI7949DP
- SPC5605BF1MLQ6
- PI7C8150A
- PI7C8150DMAE
- XRCGB25M000F3N00R0
- WNS40H100CG
- MPC8540PX833LC
- TD62308BFG
- TD62308BP1G
- TD62308BF
- TL074
- TL074
- TL074A
- TL074-EP
- TL074H
- SN65LVDT3486AD
- PS9307L2
- PS9332L
- PS9313L
- PS9307AL
- PS9351L2
- PS9331L
相關(guān)庫存
更多- NE5532
- NE5532
- NE5532
- NE5532
- NE5532A
- NE5532-TD
- NE5532NB
- NE5533
- SI7970DP
- SI7958DP
- SI7913DN
- SI7942DP
- SI7911DN
- SI7900EDN
- SI7922DN
- SI7946DP
- SI7945DP
- SI7921DN
- SI7905DN
- SI7938DP
- SI7925DN
- SI7948DP
- SI7946ADP
- SE1
- PI7C8150B
- PI7C8150DNDE
- PERICOMPI7C8150
- WNS40H100C
- WNS40H100CB
- TD62308
- TD62308APG
- TD62308AFG
- TL074
- TL074
- TL074
- TL074B
- TL074M
- SN65LVDT3486B
- PS9351L
- PS9317L2
- PS9313L2
- PS9309L2
- PS9308L2
- PS9306L2
- PS9305L

