首頁 >MC100EPT20>規(guī)格書列表
| 型號 | 下載 訂購 | 功能描述 | 制造商 上傳企業(yè) | LOGO |
|---|---|---|---|---|
MC100EPT20 | 3.3V LVTTL/LVCMOS to Differential LVPECL Translator 3.3VLVTTL/LVCMOS to Differential LVPECL Translator The MC10EPT20 is a 3.3 V TTL/CMOS to differential PECL translator. Because PECL (Positive ECL) levels are used, only +3.3 V and ground are required. The small outline SOIC?8 package and the single gate of the EPT20 makes it ideal for those applic 文件：65.45 Kbytes 頁數(shù)：8 Pages | ONSEMI 安森美半導(dǎo)體 | ONSEMI | |
MC100EPT20 | Clock Management Design Using Low Skew and Low Jitter Devices Why Do We Need Clock Management? Can you imagine the chaos in our world if our clocks or watches were not synchronized to Greenwich Mean Time? How would trains, buses, and airplanes run on schedule? The miniseries Longitude was the story of a man who made a major technological breakthrough by inv 文件：209.34 Kbytes 頁數(shù)：8 Pages | ONSEMI 安森美半導(dǎo)體 | ONSEMI | |
MC100EPT20 | 3.3V LVTTL/LVCMOS to Differential LVPECL Translator 文件：140.95 Kbytes 頁數(shù)：10 Pages | ONSEMI 安森美半導(dǎo)體 | ONSEMI | |
MC100EPT20 | 轉(zhuǎn)換器，LVTTL / LVCMOS 轉(zhuǎn)換為差分 LVPECL The MC10EPT20 is a 3.3 V TTL/CMOS to differential PECL translator. Because PECL (Positive ECL) levels are used, only +3.3 V and ground are required. The small outline SOIC-8 package and the single gate of the EPT20 makes it ideal for those applications where space, performance, and low power are at ? 390ps Typical Propagation Delay\n? Maximum Frequency > 1 Ghz Typical\n? PNP TTL Inputs for Minimal Loading\n? Operating RangeV CC=3.0V to 3.6V with GND = 0\n? Q Output will default HIGH with inputs open; | ONSEMI 安森美半導(dǎo)體 | ONSEMI | |
3.3V LVTTL/LVCMOS to Differential LVPECL Translator 3.3VLVTTL/LVCMOS to Differential LVPECL Translator The MC10EPT20 is a 3.3 V TTL/CMOS to differential PECL translator. Because PECL (Positive ECL) levels are used, only +3.3 V and ground are required. The small outline SOIC?8 package and the single gate of the EPT20 makes it ideal for those applic 文件：65.45 Kbytes 頁數(shù)：8 Pages | ONSEMI 安森美半導(dǎo)體 | ONSEMI | ||
3.3V LVTTL/LVCMOS to Differential LVPECL Translator 3.3VLVTTL/LVCMOS to Differential LVPECL Translator The MC10EPT20 is a 3.3 V TTL/CMOS to differential PECL translator. Because PECL (Positive ECL) levels are used, only +3.3 V and ground are required. The small outline SOIC?8 package and the single gate of the EPT20 makes it ideal for those applic 文件：65.45 Kbytes 頁數(shù)：8 Pages | ONSEMI 安森美半導(dǎo)體 | ONSEMI | ||
3.3V LVTTL/LVCMOS to Differential LVPECL Translator 3.3VLVTTL/LVCMOS to Differential LVPECL Translator The MC10EPT20 is a 3.3 V TTL/CMOS to differential PECL translator. Because PECL (Positive ECL) levels are used, only +3.3 V and ground are required. The small outline SOIC?8 package and the single gate of the EPT20 makes it ideal for those applic 文件：65.45 Kbytes 頁數(shù)：8 Pages | ONSEMI 安森美半導(dǎo)體 | ONSEMI | ||
3.3V LVTTL/LVCMOS to Differential LVPECL Translator 3.3VLVTTL/LVCMOS to Differential LVPECL Translator The MC10EPT20 is a 3.3 V TTL/CMOS to differential PECL translator. Because PECL (Positive ECL) levels are used, only +3.3 V and ground are required. The small outline SOIC?8 package and the single gate of the EPT20 makes it ideal for those applic 文件：65.45 Kbytes 頁數(shù)：8 Pages | ONSEMI 安森美半導(dǎo)體 | ONSEMI | ||
3.3V LVTTL/LVCMOS to Differential LVPECL Translator 3.3VLVTTL/LVCMOS to Differential LVPECL Translator The MC10EPT20 is a 3.3 V TTL/CMOS to differential PECL translator. Because PECL (Positive ECL) levels are used, only +3.3 V and ground are required. The small outline SOIC?8 package and the single gate of the EPT20 makes it ideal for those applic 文件：65.45 Kbytes 頁數(shù)：8 Pages | ONSEMI 安森美半導(dǎo)體 | ONSEMI | ||
3.3V LVTTL/LVCMOS to Differential LVPECL Translator 3.3VLVTTL/LVCMOS to Differential LVPECL Translator The MC10EPT20 is a 3.3 V TTL/CMOS to differential PECL translator. Because PECL (Positive ECL) levels are used, only +3.3 V and ground are required. The small outline SOIC?8 package and the single gate of the EPT20 makes it ideal for those applic 文件：65.45 Kbytes 頁數(shù)：8 Pages | ONSEMI 安森美半導(dǎo)體 | ONSEMI |
技術(shù)參數(shù)
- Pb-free：
Pb
- Halide free：
H
- Status：
Active
- Channels：
1
- Input Level：
CMOS
- Output Level：
ECL
- VCC Typ (V)：
3.3
- fMax Typ (MHz)：
1000
- tpd Typ (ns)：
0.37
- tR & tF Max (ps)：
170
- Package Type：
DFN-8
| 供應(yīng)商 | 型號 | 品牌 | 批號 | 封裝 | 庫存 | 備注 | 價(jià)格 |
|---|---|---|---|---|---|---|---|
ONSEMI |
25+ |
SOP8 |
5000 |
詢價(jià) | |||
24+ |
3000 |
公司現(xiàn)貨 |
詢價(jià) | ||||
on |
23+ |
SOP8 |
5000 |
原裝正品,假一罰十 |
詢價(jià) | ||
ON |
25+ |
TSOP-8 |
18000 |
原廠直接發(fā)貨進(jìn)口原裝 |
詢價(jià) | ||
ON |
24+ |
TSSOP8 |
4652 |
公司原廠原裝現(xiàn)貨假一罰十!特價(jià)出售!強(qiáng)勢庫存! |
詢價(jià) | ||
ON |
17+ |
MSOP8 |
6200 |
100%原裝正品現(xiàn)貨 |
詢價(jià) | ||
ON |
16+ |
NA |
8800 |
原裝現(xiàn)貨,貨真價(jià)優(yōu) |
詢價(jià) | ||
ON |
SOP |
1200 |
正品原裝--自家現(xiàn)貨-實(shí)單可談 |
詢價(jià) | |||
ON |
24+/25+ |
93 |
原裝正品現(xiàn)貨庫存價(jià)優(yōu) |
詢價(jià) | |||
ON |
2016+ |
SOP8 |
675 |
只做原裝,假一罰十,公司可開17%增值稅發(fā)票! |
詢價(jià) |
相關(guān)規(guī)格書
更多- NE5532
- NE5532
- NE5532
- NE5532
- NE5532
- NE5532A
- NE5532A
- UNE5532
- SI7964DP
- SI7909DN
- SI7941DP
- SI7901EDN
- SI7940DP
- SI7956DP
- SI7980DP
- SI7902EDN
- SI7998DP
- SI7960DP
- SI7943DP
- SI7991DP
- SI7923DN
- SI7983DP
- SI7973DP
- SI7949DP
- SPC5605BF1MLQ6
- PI7C8150A
- PI7C8150DMAE
- XRCGB25M000F3N00R0
- WNS40H100CG
- MPC8540PX833LC
- TD62308BFG
- TD62308BP1G
- TD62308BF
- TL074
- TL074
- TL074A
- TL074-EP
- TL074H
- SN65LVDT3486AD
- PS9307L2
- PS9332L
- PS9313L
- PS9307AL
- PS9351L2
- PS9331L
相關(guān)庫存
更多- NE5532
- NE5532
- NE5532
- NE5532
- NE5532A
- NE5532-TD
- NE5532NB
- NE5533
- SI7970DP
- SI7958DP
- SI7913DN
- SI7942DP
- SI7911DN
- SI7900EDN
- SI7922DN
- SI7946DP
- SI7945DP
- SI7921DN
- SI7905DN
- SI7938DP
- SI7925DN
- SI7948DP
- SI7946ADP
- SE1
- PI7C8150B
- PI7C8150DNDE
- PERICOMPI7C8150
- WNS40H100C
- WNS40H100CB
- TD62308
- TD62308APG
- TD62308AFG
- TL074
- TL074
- TL074
- TL074B
- TL074M
- SN65LVDT3486B
- PS9351L
- PS9317L2
- PS9313L2
- PS9309L2
- PS9308L2
- PS9306L2
- PS9305L
