3.3V 5VECL / 4 Divider

Description The MC10/100EP33 is an integrated ÷4 divider. The differential clock inputs. The VBB pin, an internally generated voltage supply, is available to this device only. For single-ended input conditions, the unused differential input is connected to VBB as a switching reference voltage. V

文件：79.41 Kbytes 頁數(shù)：12 Pages

ONSEMI

安森美半導體

Clock Management Design Using Low Skew and Low Jitter Devices

Why Do We Need Clock Management? Can you imagine the chaos in our world if our clocks or watches were not synchronized to Greenwich Mean Time? How would trains, buses, and airplanes run on schedule? The miniseries Longitude was the story of a man who made a major technological breakthrough by inv

文件：209.34 Kbytes 頁數(shù)：8 Pages

ONSEMI

安森美半導體

3.3V / 5V ECL ?4 Divider

文件：165.12 Kbytes 頁數(shù)：11 Pages

ONSEMI

安森美半導體

3.3 V / 5.0 V ECL ÷·4 分頻器

The MC10/100EP33 is an integrated divide by 4 divider. The differential clock inputs.The VBB pin, an internally generated voltage supply, is available to this device only. For single-ended input conditions, the unused differential input is connected to VBB as a switching reference voltage.VBB may al ? 320ps Propagation Delay\n? Maximum Frequency > 4 GHz Typical\n? PECL Mode Operating Range: VCC= 3.0 V to 5.5 V with VEE= 0 V\n? NECL Mode Operating Range: VCC= 0 V with VEE= -3.0 V to -5.5 V\n? Open Input Default State\n? Safety Clamp on Inputs\n? Q Output will default LOW with inputs open or at V;

ONSEMI

安森美半導體

3.3V 5VECL / 4 Divider

Description The MC10/100EP33 is an integrated ÷4 divider. The differential clock inputs. The VBB pin, an internally generated voltage supply, is available to this device only. For single-ended input conditions, the unused differential input is connected to VBB as a switching reference voltage. V

文件：79.41 Kbytes 頁數(shù)：12 Pages

ONSEMI

安森美半導體

3.3V 5VECL / 4 Divider

Description The MC10/100EP33 is an integrated ÷4 divider. The differential clock inputs. The VBB pin, an internally generated voltage supply, is available to this device only. For single-ended input conditions, the unused differential input is connected to VBB as a switching reference voltage. V

文件：79.41 Kbytes 頁數(shù)：12 Pages

ONSEMI

安森美半導體

3.3V 5VECL / 4 Divider

Description The MC10/100EP33 is an integrated ÷4 divider. The differential clock inputs. The VBB pin, an internally generated voltage supply, is available to this device only. For single-ended input conditions, the unused differential input is connected to VBB as a switching reference voltage. V

文件：79.41 Kbytes 頁數(shù)：12 Pages

ONSEMI

安森美半導體

3.3V 5VECL / 4 Divider

Description The MC10/100EP33 is an integrated ÷4 divider. The differential clock inputs. The VBB pin, an internally generated voltage supply, is available to this device only. For single-ended input conditions, the unused differential input is connected to VBB as a switching reference voltage. V

文件：79.41 Kbytes 頁數(shù)：12 Pages

ONSEMI

安森美半導體

3.3V / 5V ECL ?4 Divider

文件：165.12 Kbytes 頁數(shù)：11 Pages

ONSEMI

安森美半導體

Evaluation Board Manual for High Frequency SOIC 8

文件：202.47 Kbytes 頁數(shù)：20 Pages

ONSEMI

安森美半導體