Single-chip 16-bit/32-bit microcontrollers; 8 kB/16 kB/32 kB flash with ISP/IAP, fast ports and 10-bit ADC

文件：167.87 Kbytes 頁(yè)數(shù)：32 Pages

恩XP

Single-chip 16-bit/32-bit microcontrollers; 8 kB/16 kB/32 kB flash with ISP/IAP, fast ports and 10-bit ADC

文件：203.52 Kbytes 頁(yè)數(shù)：37 Pages

恩XP

Single-chip 16-bit/32-bit microcontrollers; 8 kB/16 kB/32 kB flash with ISP/IAP, fast ports and 10-bit ADC

文件：203.52 Kbytes 頁(yè)數(shù)：37 Pages

恩XP

Single-chip 16-bit/32-bit microcontrollers; 8 kB/16 kB/32 kB flash with ISP/IAP, fast ports and 10-bit ADC

文件：203.52 Kbytes 頁(yè)數(shù)：37 Pages

恩XP

Single-chip 16-bit/32-bit microcontrollers; 8 kB/16 kB/32 kB flash with ISP/IAP, fast ports and 10-bit ADC

文件：203.52 Kbytes 頁(yè)數(shù)：37 Pages

恩XP

單芯片16位/32位微控制器；帶ISP/IAP的8 kB/16 kB/32 kB flash，快速端口和10位ADC

The LPC2101/02/03 microcontrollers are based on a 16-bit/32-bit Arm7TDMI-S? CPU with real-time emulation that combines the microcontroller with 8 kB, 16 kB or 32 kB of embedded high-speed flash memory. A 128-bit wide memory interface and a unique accelerator architecture enable 32-bit code execution Enhanced features\nEnhanced features are available in parts LPC2101/02/03labelled Revision A and higher: \n? Deep power-down mode with option to retain SRAM memory and/or RTC.\n? Three levels of flash Code Read Protection (CRP) implemented.\nKey features\n? 16-bit/32-bit Arm7TDMI-S? microcontroller ;

恩XP

Single-chip 16-bit/32-bit microcontrollers; 8 kB/16 kB/32 kB flash with ISP/IAP, fast ports and 10-bit ADC

Overview Archived content is no longer updated and is made available for historical reference only.\n The LPC2101/02/03 microcontrollers are based on a 16-bit/32-bit Arm7TDMI-S? CPU with real-time emulation that combines the microcontroller with 8 kB, 16 kB or 32 kB of embedded high-speed flash memo \n\nEnhanced features\n\n\nEnhanced features are available in parts LPC2101/02/03\nlabelled Revision A and higher: \n\n\n?Deep power-down mode with option to retain SRAM memory and/or RTC.\n\n?Three levels of flash Code Read Protection (CRP) implemented.\n\n\n\nKey features\n\n\n\n?16-bit/32-bit Arm;

恩XP