Quadruple 2-input OR gate

DESCRIPTION The HEF4071B is a positive logic quadruple 2-input OR gate. The outputs are fully buffered for highest noise immunity and pattern insensitivity of output impedance.

文件：25.17 Kbytes 頁數(shù)：3 Pages

PHI

PHI

Quad 2-input OR gate

General description The HEF4071B is a quad 2-input OR gate. The outputs are fully buffered for highest noise immunity and pattern insensitivity to output impedance variations. It operates over a recommended VDDpower supply range of 3 V to 15 V referenced to VSS (usually ground). Unused

文件：361 Kbytes 頁數(shù)：11 Pages

恩XP

Quad 2-input OR gate

1. General description The HEF4071B is a quad 2-input OR gate. Inputs include clamp diodes. This enables the use of current limiting resistors to interface inputs to voltages in excess of VDD. 2. Features and benefits ? Fully static operation ? 5 V, 10 V, and 15 V parametric ratings ? CMOS l

文件：199.36 Kbytes 頁數(shù)：9 Pages

NEXPERIA

安世

Quad 2-input OR gate

1. General description The HEF4071B-Q100 is a quad 2-input OR gate. Inputs include clamp diodes. This enables the use of current limiting resistors to interface inputs to voltages in excess of VDD. This product has been qualified to the Automotive Electronics Council (AEC) standard Q100 (Grade

文件：242.22 Kbytes 頁數(shù)：9 Pages

NEXPERIA

安世

Quad 2-input OR gate

The HEF4071B is a quad 2-input OR gate. The outputs are fully buffered for highest noise immunity and pattern insensitivity to output impedance variations.\n It operates over a recommended VDD power supply range of 3 V to 15 V referenced to VSS (usually ground). Unused inputs must be connected to ? Fully static operation\n? 5 V, 10 V, and 15 V parametric ratings\n? Standardized symmetrical output characteristics\n? Inputs and outputs are protected against electrostatic effects\n? Specified from -40 °C to +85 °C and -40 °C to +125 °C\n? Complies with JEDEC standard JESD 13-B;

Nexperia

安世

Quad 2-input OR gate

The HEF4071B-Q100 is a quad 2-input OR gate. Inputs include clamp diodes. This enables the use of current limiting resistors to interface inputs to voltages in excess of VDD.\n This product has been qualified to the Automotive Electronics Council (AEC) standard Q100 (Grade 1) and is suitable for ? Automotive product qualification in accordance with AEC-Q100 (Grade 1)? Specified from -40 °C to +85 °C and from -40 °C to +125 °C\n\n? Fully static operation\n? 5 V, 10 V, and 15 V parametric ratings\n? CMOS low power dissipation\n? High noise immunity\n? Standardized symmetrical output character;

Nexperia

安世

Package：14-SOIC（0.154"，3.90mm 寬）；包裝：管件 類別：集成電路（IC） 門和反相器 描述：IC GATE OR 4CH 2-INP 14SO

Nexperia USA Inc.

Package：14-SOIC（0.154"，3.90mm 寬）；包裝：管件 類別：集成電路（IC） 門和反相器 描述：IC GATE OR 4CH 2-INP 14SO

Nexperia USA Inc.