12-stage binary counter

DESCRIPTION The HEF4040B is a 12-stage binary ripple counter with a clock input (CP), an overriding asynchronous master reset input (MR) and twelve fully buffered outputs (O0 to O11). The counter advances on the HIGH to LOW transition of CP. A HIGH on MR clears all counter stages and forces all

文件：42.85 Kbytes 頁(yè)數(shù)：5 Pages

PHI

PHI

12-stage binary ripple counter

1. General description The HEF4040B is a 12-stage binary ripple counter with a clock input (CP), an overriding asynchronous master reset input (MR) and twelve fully buffered outputs (Q0 to Q11). The counter advances on the HIGH-to-LOW transition of CP. A HIGH on MR clears all counter stages and

文件：211.97 Kbytes 頁(yè)數(shù)：11 Pages

NEXPERIA

安世

12-stage binary ripple counter

1. General description The HEF4040B is a 12-stage binary ripple counter with a clock input (CP), an overriding asynchronous master reset input (MR) and twelve fully buffered outputs (Q0 to Q11). The counter advances on the HIGH-to-LOW transition of CP. A HIGH on MR clears all counter stages and

文件：212.39 Kbytes 頁(yè)數(shù)：11 Pages

NEXPERIA

安世

12-stage binary ripple counter

文件：680.54 Kbytes 頁(yè)數(shù)：13 Pages

NEXPERIA

安世

12-stage binary ripple counter

文件：680.54 Kbytes 頁(yè)數(shù)：13 Pages

NEXPERIA

安世

12-stage binary ripple counter

The HEF4040B is a 12-stage binary ripple counter with a clock input (CP), an overriding asynchronous master reset input (MR) and twelve fully buffered outputs (Q0 to Q11). The counter advances on the HIGH-to-LOW transition of CP. A HIGH on MR clears all counter stages and forces all outputs LOW, ind ? Tolerant of slow clock rise and fall time\n? Fully static operation\n? 5 V, 10 V, and 15 V parametric ratings\n? Standardized symmetrical output characteristics\n? Specified from -40 °C to +85 °C\n? Complies with JEDEC standard JESD 13-B;

Nexperia

安世

12-stage binary ripple counter

The HEF4040B-Q100 is a 12-stage binary ripple counter with a clock input (CP), an overriding asynchronous master reset input (MR) and twelve fully buffered outputs (Q0 to Q11). The counter advances on the HIGH-to-LOW transition of CP. A HIGH on MR clears all counter stages and forces all outputs LOW ? Automotive product qualification in accordance with AEC-Q100 (Grade 3)? Specified from -40 °C to +85 °C\n\n? Tolerant of slow clock rise and fall time\n? Fully static operation\n? 5 V, 10 V and 15 V parametric ratings\n? Standardized symmetrical output characteristics\n? ESD protection:? MIL-STD-8;

Nexperia

安世

Package：16-SOIC（0.154"，3.90mm 寬）；包裝：管件 類(lèi)別：集成電路（IC） 計(jì)數(shù)器，除法器 描述：IC COUNTER RIP BIN 12BIT 16-SOIC

Nexperia USA Inc.

Package：16-SOIC（0.154"，3.90mm 寬）；包裝：管件 類(lèi)別：集成電路（IC） 計(jì)數(shù)器，除法器 描述：IC COUNTER BINARY 12STAGE 16SOIC

Nexperia USA Inc.

Package：16-SOIC（0.154"，3.90mm 寬）；包裝：管件 類(lèi)別：集成電路（IC） 計(jì)數(shù)器，除法器 描述：IC RIPPLE COUNTER 12ST 16SOIC

Nexperia USA Inc.