8-line-to-3-line Octal Priority Encoder

The HD74LS148 encodes eight data lines to three-line (4-2-1) binary (octal). Cascading circuitry (enable input EI and enable output EO) has been provided to allow octal expansion without the need for external circuitry. The data inputs and outputs are active at the low logic level.

文件：72.26 Kbytes 頁數(shù)：6 Pages

RENESAS

瑞薩

8-line-to-3-line Octal Priority Encoders

● Quadrupie 2-Input Positive NAND Gates ● Quadruple 2-Input Positive NAND Gates (with Open Collector Output) (Continue....)

文件：70.75 Kbytes 頁數(shù)：6 Pages

HITACHIHitachi Semiconductor

日立日立公司

8-line-to-3-line Octal Priority Encoder

The HD74LS148 encodes eight data lines to three-line (4-2-1) binary (octal). Cascading circuitry (enable input EI and enable output EO) has been provided to allow octal expansion without the need for external circuitry. The data inputs and outputs are active at the low logic level.

文件：72.26 Kbytes 頁數(shù)：6 Pages

RENESAS

瑞薩

8-line-to-3-line Octal Priority Encoder

The HD74LS148 encodes eight data lines to three-line (4-2-1) binary (octal). Cascading circuitry (enable input EI and enable output EO) has been provided to allow octal expansion without the need for external circuitry. The data inputs and outputs are active at the low logic level.

文件：72.26 Kbytes 頁數(shù)：6 Pages

RENESAS

瑞薩

Hex Schmitt Trigger Inverters

Hex Schmitt Trigger Inverters

文件：78.89 Kbytes 頁數(shù)：6 Pages

RENESAS

瑞薩

Hex Schmitt Trigger Inverters

Hex Schmitt Trigger Inverters

文件：78.89 Kbytes 頁數(shù)：6 Pages

RENESAS

瑞薩

Hex Schmitt Trigger Inverters

文件：140.51 Kbytes 頁數(shù)：9 Pages

RENESAS

瑞薩

BCD-to-Decimal Decoder / Driver (with 15 V outputs)

文件：90.86 Kbytes 頁數(shù)：7 Pages

RENESAS

瑞薩

Ouadruple 2-input Positive NAND Gates

文件：6.85482 Mbytes 頁數(shù)：273 Pages

HITACHIHitachi Semiconductor

日立日立公司

BCD-to-Decimal Decoder / Driver (with 15 V outputs)

文件：90.86 Kbytes 頁數(shù)：7 Pages

RENESAS

瑞薩