4-Bit Magnitude Comparator

Description The HD74HC85 id designed for high speed comparison of two four bit words. This circuit has eight comparison input, 4 for each word; three cascade inputs (A B, A = B); and three decision outputs (A B, A = B). The result of a comparison is indicated by a high level on one of the decis

文件：53.34 Kbytes 頁數(shù)：9 Pages

HITACHIHitachi Semiconductor

日立日立公司

4-bit Magnitude Comparator

Description The HD74HC85 id designed for high speed comparison of two four bit words. This circuit has eight comparison input, 4 for each word; three cascade inputs (A B, A = B); and three decision outputs (A B, A = B). The result of a comparison is indicated by a high level on one of the decis

文件：104.57 Kbytes 頁數(shù)：8 Pages

RENESAS

瑞薩

4-Bit Magnitude Comparator

HITACHI

日立

Standard IC>General-Purpose Logics>HD74HC Series

Renesas

瑞薩

4-bit Magnitude Comparator

Description The HD74HC85 id designed for high speed comparison of two four bit words. This circuit has eight comparison input, 4 for each word; three cascade inputs (A B, A = B); and three decision outputs (A B, A = B). The result of a comparison is indicated by a high level on one of the decis

文件：104.57 Kbytes 頁數(shù)：8 Pages

RENESAS

瑞薩

4-bit Magnitude Comparator

Description The HD74HC85 id designed for high speed comparison of two four bit words. This circuit has eight comparison input, 4 for each word; three cascade inputs (A B, A = B); and three decision outputs (A B, A = B). The result of a comparison is indicated by a high level on one of the decis

文件：104.57 Kbytes 頁數(shù)：8 Pages

RENESAS

瑞薩

4-bit Magnitude Comparator

Description The HD74HC85 id designed for high speed comparison of two four bit words. This circuit has eight comparison input, 4 for each word; three cascade inputs (A B, A = B); and three decision outputs (A B, A = B). The result of a comparison is indicated by a high level on one of the decis

文件：104.57 Kbytes 頁數(shù)：8 Pages

RENESAS

瑞薩