首頁 >HD74AC74FP>規(guī)格書列表
| 型號 | 下載 訂購 | 功能描述 | 制造商 上傳企業(yè) | LOGO |
|---|---|---|---|---|
HD74AC74FP | General-Purpose Logics-HD74AC Series | Renesas 瑞薩 | Renesas | |
Dual D-Type Positive Edge-Triggered Flip-Flop Description The HD74AC74 is a dual D-type flip-flop with Asynchronous Clear and Set inputs and complementary (Q, Q) outputs. Information at the input is transferred to the outputs on the positive edge of the clock pulse. Clock triggering occurs at a voltage level of the clock pulse and is not dir 文件：121.33 Kbytes 頁數：8 Pages | RENESAS 瑞薩 | RENESAS | ||
Dual D-Type Positive Edge-Triggered Flip-Flop Description The HD74AC74 is a dual D-type flip-flop with Asynchronous Clear and Set inputs and complementary (Q, Q) outputs. Information at the input is transferred to the outputs on the positive edge of the clock pulse. Clock triggering occurs at a voltage level of the clock pulse and is not dir 文件：121.33 Kbytes 頁數：8 Pages | RENESAS 瑞薩 | RENESAS | ||
Dual D-Type Positive Edge-Triggered Flip-Flop Description The HD74AC74 is a dual D-type flip-flop with Asynchronous Clear and Set inputs and complementary (Q, Q) outputs. Information at the input is transferred to the outputs on the positive edge of the clock pulse. Clock triggering occurs at a voltage level of the clock pulse and is not dir 文件：121.33 Kbytes 頁數：8 Pages | RENESAS 瑞薩 | RENESAS | ||
Dual D-Type Positive Edge-Triggered Flip-Flop Description The HD74AC74 is a dual D-type flip-flop with Asynchronous Clear and Set inputs and complementary (Q, Q) outputs. Information at the input is transferred to the outputs on the positive edge of the clock pulse. Clock triggering occurs at a voltage level of the clock pulse and is not dir 文件：121.33 Kbytes 頁數：8 Pages | RENESAS 瑞薩 | RENESAS |
技術參數
- Family.：
HD74AC Series
- Function Gr1：
Latch/Flip-Flop/Register
- Function Gr2：
D type FlipFlop
- Function：
Dual D-type Flip-Flops with Preset and Clear
- Number of Channel：
2
- Topa[Tjopa] (degC) min.：
-40
- Topa[Tjopa] (degC) max.：
85
- Vcc (V) min.：
2
- Vcc (V) max.：
6.0
- Iout (mA)：
±24
- Propagation Delay (ns) max.：
10.5
- Package Type：
SOP
- Production Status：
Non-promotion
| 供應商 | 型號 | 品牌 | 批號 | 封裝 | 庫存 | 備注 | 價格 |
|---|---|---|---|---|---|---|---|
HIT |
04+ |
SOP-14 |
4 |
原裝現(xiàn)貨海量庫存歡迎咨詢 |
詢價 | ||
HIT |
22+ |
SOP-14 |
1000 |
全新原裝現(xiàn)貨!自家?guī)齑? |
詢價 | ||
HIT |
25+ |
SOP |
2987 |
只售原裝自家現(xiàn)貨!誠信經營!歡迎來電! |
詢價 | ||
HIT |
24+ |
SOP14 |
20000 |
全新原廠原裝，進口正品現(xiàn)貨，正規(guī)渠道可含稅！！ |
詢價 | ||
RENESAS/瑞薩 |
25+ |
SOP14 |
9800 |
全新原裝現(xiàn)貨,假一賠十 |
詢價 | ||
HITACHI/日立 |
25+ |
SOP14 |
16 |
就找我吧!--邀您體驗愉快問購元件! |
詢價 | ||
TIT |
23+ |
SOP-14 |
50000 |
全新原裝正品現(xiàn)貨,支持訂貨 |
詢價 | ||
HIT |
2025+ |
SOP14 |
4165 |
全新原廠原裝產品、公司現(xiàn)貨銷售 |
詢價 | ||
RENESAS |
23+ |
SMD |
5000 |
專注配單,只做原裝進口現(xiàn)貨 |
詢價 | ||
HIT |
2015+ |
SOP14 |
19889 |
一級代理原裝現(xiàn)貨,特價熱賣! |
詢價 |
相關規(guī)格書
更多- NE5532
- NE5532
- NE5532
- NE5532
- NE5532
- NE5532A
- NE5532A
- UNE5532
- MAX232
- MAX232
- MAX232E
- MAX2325
- MAX2324
- MAX2321
- MAX2322
- MAX2320
- MAX232E-TD
- MAX232CPE
- SI7964DP
- SI7909DN
- SI7941DP
- SI7901EDN
- SI7940DP
- SI7956DP
- SI7980DP
- SI7902EDN
- SI7998DP
- SI7960DP
- SI7943DP
- SI7991DP
- SI7923DN
- SI7983DP
- SI7973DP
- SI7949DP
- SPC5605BF1MLQ6
- PI7C8150A
- PI7C8150DMAE
- XRCGB25M000F3N00R0
- WNS40H100CG
- MPC8540PX833LC
- TD62308BFG
- TD62308BP1G
- TD62308BF
- TL074
- TL074
相關庫存
更多- NE5532
- NE5532
- NE5532
- NE5532
- NE5532A
- NE5532-TD
- NE5532NB
- MAX232
- MAX232
- MAX232
- MAX232A
- MAX2323
- MAX2326
- MAX2327
- MAX232E
- MAX232E
- MAX232ESE
- NE5533
- SI7970DP
- SI7958DP
- SI7913DN
- SI7942DP
- SI7911DN
- SI7900EDN
- SI7922DN
- SI7946DP
- SI7945DP
- SI7921DN
- SI7905DN
- SI7938DP
- SI7925DN
- SI7948DP
- SI7946ADP
- SE1
- PI7C8150B
- PI7C8150DNDE
- PERICOMPI7C8150
- WNS40H100C
- WNS40H100CB
- TD62308
- TD62308APG
- TD62308AFG
- TL074
- TL074
- TL074
