3 dB 90? Card Couplers

■ Features 1.High Performance The high frequency characteristics feature. Extremely low loss and a high degree of matching. 2.Power Uniform Distribution and 90° Phase Difference Type This is a one input, two output (or two input, one output) power uniform distribution type having

文件：584.06 Kbytes 頁數(shù)：9 Pages

HIROSEHirose Electric Company

廣瀨日本廣瀨電機株式會社

CMOS Manchester Encoder-Decoder

Features ? Support of MlL-STD-1553 ? Data Rate . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1.25 MBit/ ? Sync Identification and Lock-In ? Clock Recovery ? Manchester II Encode, Decode ? Separate Encode and Decode ? Low Operating Power. . . . . . . . . . . . . . . . . .50mW at 5V

文件：724.3 Kbytes 頁數(shù)：13 Pages

RENESAS

瑞薩

CMOS Manchester Encoder-Decoder

Description The Intersil HD-15530 is a high performance CMOS device intended to service the requirements of MlL-STD-1553 and similar Manchester II encoded, time division multiplexed serial data protocols. This LSI chip is divided into two sections, an Encoder and a Decoder. These sections opera

文件：169.09 Kbytes 頁數(shù)：12 Pages

INTERSIL

CMOS Manchester Encoder-Decoder

Description The Intersil HD-15530 is a high performance CMOS device intended to service the requirements of MlL-STD-1553 and similar Manchester II encoded, time division multiplexed serial data protocols. This LSI chip is divided into two sections, an Encoder and a Decoder. These sections op

文件：276.05 Kbytes 頁數(shù)：13 Pages

INTERSIL

CMOS Manchester Encoder-Decoder

Features ? Support of MIL-STD-1553 ? Data Rate (15531B) . . . . . . . . . . . . . . . . 2.5 Megabit/Sec ? Data Rate (15531) . . . . . . . . . . . . . . . . 1.25 Megabit/Sec ? Variable Frame Length to 32 Bits ? Sync Identification and Lock-In ? Separate Manchester II Encode, Decode ? Low Ope

文件：732.09 Kbytes 頁數(shù)：16 Pages

RENESAS

瑞薩

CMOS Manchester Encoder-Decoder

Description The Intersil HD-15531 is a high performance CMOS device intended to service the requirements of MIL-STD-1553 and similar Manchester II encoded, time division multiplexed serial data protocols. This LSI chip is divided into two sections, an Encoder and a Decoder. These sections opera

文件：115.43 Kbytes 頁數(shù)：8 Pages

INTERSIL

CMOS Manchester Encoder-Decoder

文件：281.14 Kbytes 頁數(shù)：13 Pages

INTERSIL

CMOS Manchester Encoder-Decoder

文件：281.14 Kbytes 頁數(shù)：13 Pages

INTERSIL

CMOS Manchester Encoder-Decoder

文件：281.14 Kbytes 頁數(shù)：13 Pages

INTERSIL

CMOS Manchester Encoder-Decoder

文件：266.48 Kbytes 頁數(shù)：16 Pages

INTERSIL