| 型號 | 下載 訂購 | 功能描述 | 制造商 上傳企業(yè) | LOGO |
|---|---|---|---|---|
1Gb DDR2 SDRAM Description Device Features & Ordering Information Key Features ? VDD = 1.8 +/- 0.1V ? VDDQ = 1.8 +/- 0.1V ? All inputs and outputs are compatible with SSTL_18 interface ?8 banks ? Fully differential clock inputs (CK, /CK) operation ? Double data rate interface ? Sou 文件：849.78 Kbytes 頁數(shù)：63 Pages | HYNIX 海力士 | HYNIX | ||
1Gb DDR2 SDRAM Description Device Features & Ordering Information Key Features ? VDD = 1.8 +/- 0.1V ? VDDQ = 1.8 +/- 0.1V ? All inputs and outputs are compatible with SSTL_18 interface ?8 banks ? Fully differential clock inputs (CK, /CK) operation ? Double data rate interface ? Sou 文件：849.78 Kbytes 頁數(shù)：63 Pages | HYNIX 海力士 | HYNIX | ||
1Gb DDR2 SDRAM Key Features ? VDD = 1.8 +/- 0.1V ? VDDQ = 1.8 +/- 0.1V ? All inputs and outputs are compatible with SSTL_18 interface ? 8 banks ? Fully differential clock inputs (CK, /CK) operation ? Double data rate interface ? Source synchronous-data transaction aligned to bidirectional data strobe (DQS 文件：1.37896 Mbytes 頁數(shù)：62 Pages | HYNIX 海力士 | HYNIX | ||
1Gb DDR2 SDRAM Key Features ? VDD = 1.8 +/- 0.1V ? VDDQ = 1.8 +/- 0.1V ? All inputs and outputs are compatible with SSTL_18 interface ? 8 banks ? Fully differential clock inputs (CK, /CK) operation ? Double data rate interface ? Source synchronous-data transaction aligned to bidirectional data strobe (DQS 文件：1.37896 Mbytes 頁數(shù)：62 Pages | HYNIX 海力士 | HYNIX | ||
1Gb DDR2 SDRAM Key Features ? VDD = 1.8 +/- 0.1V ? VDDQ = 1.8 +/- 0.1V ? All inputs and outputs are compatible with SSTL_18 interface ? 8 banks ? Fully differential clock inputs (CK, /CK) operation ? Double data rate interface ? Source synchronous-data transaction aligned to bidirectional data strobe (DQS 文件：1.37896 Mbytes 頁數(shù)：62 Pages | HYNIX 海力士 | HYNIX | ||
1Gb DDR2 SDRAM Key Features ? VDD = 1.8 +/- 0.1V ? VDDQ = 1.8 +/- 0.1V ? All inputs and outputs are compatible with SSTL_18 interface ? 8 banks ? Fully differential clock inputs (CK, /CK) operation ? Double data rate interface ? Source synchronous-data transaction aligned to bidirectional data strobe (DQS 文件：1.37896 Mbytes 頁數(shù)：62 Pages | HYNIX 海力士 | HYNIX | ||
1Gb DDR2 SDRAM Key Features ? VDD = 1.8 +/- 0.1V ? VDDQ = 1.8 +/- 0.1V ? All inputs and outputs are compatible with SSTL_18 interface ? 8 banks ? Fully differential clock inputs (CK, /CK) operation ? Double data rate interface ? Source synchronous-data transaction aligned to bidirectional data strobe (DQS 文件：1.37896 Mbytes 頁數(shù)：62 Pages | HYNIX 海力士 | HYNIX | ||
1Gb DDR2 SDRAM Key Features ? VDD = 1.8 +/- 0.1V ? VDDQ = 1.8 +/- 0.1V ? All inputs and outputs are compatible with SSTL_18 interface ? 8 banks ? Fully differential clock inputs (CK, /CK) operation ? Double data rate interface ? Source synchronous-data transaction aligned to bidirectional data strobe (DQS 文件：1.37896 Mbytes 頁數(shù)：62 Pages | HYNIX 海力士 | HYNIX | ||
1Gb DDR2 SDRAM Key Features ? VDD = 1.8 +/- 0.1V ? VDDQ = 1.8 +/- 0.1V ? All inputs and outputs are compatible with SSTL_18 interface ? 8 banks ? Fully differential clock inputs (CK, /CK) operation ? Double data rate interface ? Source synchronous-data transaction aligned to bidirectional data strobe (DQS 文件：1.37896 Mbytes 頁數(shù)：62 Pages | HYNIX 海力士 | HYNIX | ||
1Gb DDR2 SDRAM Key Features ? VDD = 1.8 +/- 0.1V ? VDDQ = 1.8 +/- 0.1V ? All inputs and outputs are compatible with SSTL_18 interface ? 8 banks ? Fully differential clock inputs (CK, /CK) operation ? Double data rate interface ? Source synchronous-data transaction aligned to bidirectional data strobe (DQS 文件：1.37896 Mbytes 頁數(shù)：62 Pages | HYNIX 海力士 | HYNIX |
技術(shù)參數(shù)
- CurrentRating：
3A(AWG#22)
- VoltageRating：
250V
| 供應(yīng)商 | 型號 | 品牌 | 批號 | 封裝 | 庫存 | 備注 | 價格 |
|---|---|---|---|---|---|---|---|
BOTHHAND |
2447 |
DIP72 |
100500 |
一級代理專營品牌!原裝正品,優(yōu)勢現(xiàn)貨,長期排單到貨 |
詢價 | ||
HY |
24+ |
BGAPB |
30 |
詢價 | |||
HYNIX |
19+ |
BGA |
32000 |
原裝正品,現(xiàn)貨特價 |
詢價 | ||
SK HYNIX |
25+ |
FBGA-60 |
250000 |
原廠原裝,價格優(yōu)勢 |
詢價 | ||
HYNIX |
20+ |
BGA |
67500 |
原裝優(yōu)勢主營型號-可開原型號增稅票 |
詢價 | ||
HYINX |
21+ |
BGA |
7500 |
只做原裝所有貨源可以追溯原廠 |
詢價 | ||
SKHYNIX |
26+ |
SOT23-5L |
86720 |
全新原裝正品價格最實惠 假一賠百 |
詢價 | ||
Hynix |
23+24 |
BGA |
3980 |
主營原裝存儲,可編程邏輯微處理芯片 |
詢價 | ||
SAMSUNG/三星 |
25+ |
BGA |
880000 |
明嘉萊只做原裝正品現(xiàn)貨 |
詢價 | ||
HYNIX/海力士 |
2022+ |
BGA |
18000 |
原裝正品 |
詢價 |
相關(guān)規(guī)格書
更多- NE5532
- NE5532
- NE5532
- NE5532
- NE5532
- NE5532A
- NE5532A
- UNE5532
- MAX232
- MAX232
- MAX232E
- MAX2325
- MAX2324
- MAX2321
- MAX2322
- MAX2320
- MAX232E-TD
- MAX232CPE
- SI7964DP
- SI7909DN
- SI7941DP
- SI7901EDN
- SI7940DP
- SI7956DP
- SI7980DP
- SI7902EDN
- SI7998DP
- SI7960DP
- SI7943DP
- SI7991DP
- SI7923DN
- SI7983DP
- SI7973DP
- SI7949DP
- SPC5605BF1MLQ6
- PI7C8150A
- PI7C8150DMAE
- XRCGB25M000F3N00R0
- WNS40H100CG
- MPC8540PX833LC
- TD62308BFG
- TD62308BP1G
- TD62308BF
- TL074
- TL074
相關(guān)庫存
更多- NE5532
- NE5532
- NE5532
- NE5532
- NE5532A
- NE5532-TD
- NE5532NB
- MAX232
- MAX232
- MAX232
- MAX232A
- MAX2323
- MAX2326
- MAX2327
- MAX232E
- MAX232E
- MAX232ESE
- NE5533
- SI7970DP
- SI7958DP
- SI7913DN
- SI7942DP
- SI7911DN
- SI7900EDN
- SI7922DN
- SI7946DP
- SI7945DP
- SI7921DN
- SI7905DN
- SI7938DP
- SI7925DN
- SI7948DP
- SI7946ADP
- SE1
- PI7C8150B
- PI7C8150DNDE
- PERICOMPI7C8150
- WNS40H100C
- WNS40H100CB
- TD62308
- TD62308APG
- TD62308AFG
- TL074
- TL074
- TL074
