16-Bit, Isolated Sigma-Delta Modulator, LVDS Interface

GENERAL DESCRIPTION The AD74051 is a high performance, second-order, Σ-Δ modulator that converts an analog input signal into a high speed, single-bit LVDS data stream, with on-chip digital isolation based on Analog Devices, Inc., iCoupler? technology. The AD7405 operates from a 4.5 V to 5.5 V (VD

文件：367.53 Kbytes 頁數(shù)：20 Pages

AD

亞德諾

Single Channel, 16-Bit, 16 MUPS, Multispan, Multi-IO SPI DAC

GENERAL DESCRIPTION The AD3541R is a low drift, single channel, ultra-fast, 16-bit accuracy, voltage output digital-to-analog converter (DAC) that can be configured in multiple voltage span ranges. The AD3541R operates with a fixed 2.5 V reference. The device incorporates three drift compensa

文件：3.51199 Mbytes 頁數(shù)：56 Pages

AD

亞德諾

Dual Channel, 16-Bit, 16 MUPS, Multispan, Multi-IO SPI DAC

GENERAL DESCRIPTION The AD3542R is a low drift, dual channel, ultra-fast, 16-bit accuracy, voltage output digital-to-analog converter (DAC) that can be configured in multiple voltage span ranges. The AD3542R operates with a fixed 2.5 V reference. The device incorporates three drift compensati

文件：3.85881 Mbytes 頁數(shù)：65 Pages

AD

亞德諾

Single Channel, 12-/16-Bit, 16 MUPS, Multispan, Multi-IO SPI DAC

FEATURES ? 12-/16-bit resolution ? 16 MUPS single channel rate in fast mode ? 11 MUPS single channel rate in precision mode ? 78 ns small signal settling time to 0.1% accuracy ? 100 ns large signal settling time to 0.1% accuracy ? Ultrasmall glitch:

文件：3.87545 Mbytes 頁數(shù)：59 Pages

AD

亞德諾

Dual Channel, 16-Bit, 33 MUPS, Multispan, Multi-IO SPI DAC

FEATURES ? 16-bit resolution ? 33 MUPS rate in fast mode ? 22 MUPS rate in precision mode ? 65 ns small signal settling time to 0.1% accuracy ? 100 ns large signal settling time to 0.1% accuracy ? Ultra small glitch:

文件：3.79316 Mbytes 頁數(shù)：70 Pages

AD

亞德諾

Single Channel, 16-Bit, 33 MUPS, Multispan, Multi-IO SPI DAC

FEATURES ? 16-bit resolution ? 33 MUPS rate in fast mode ? 22 MUPS rate in precision mode ? 65 ns small signal settling time to 0.1% accuracy ? 100 ns large signal settling time to 0.1% accuracy ? Ultra small glitch:

文件：3.46092 Mbytes 頁數(shù)：59 Pages

AD

亞德諾

Dual Channel, 12-/16-Bit, 16 MUPS, Multispan, Multi-IO SPI DAC

FEATURES ? 12-/16-bit resolution ? 16 MUPS single channel rate in fast mode ? 11 MUPS single channel rate in precision mode ? 78 ns small signal settling time to 0.1% accuracy ? 100 ns large signal settling time to 0.1% accuracy ? Ultrasmall glitch:

文件：4.20469 Mbytes 頁數(shù)：66 Pages

AD

亞德諾

8-/4-Channel, 24-Bit, Simultaneous Sampling ADCs with Power Scaling, 110.8 kHz Bandwidth

FEATURES ? Precision ac and dc performance ? 8-/4-channel simultaneous sampling ? 256 kSPS maximum ADC ODR per channel ? 108 dB dynamic range ? DC to 110.8 kHz maximum input bandwidth (?3 dB bandwidth) ? ?120 dB THD, typical ? ±2 ppm of full-scale range (FSR) integral nonlinearity (INL), ±

文件：4.10856 Mbytes 頁數(shù)：106 Pages

AD

亞德諾

16-Bit, 33 MUPS, Multispan, Multi-IO SPI DAC

文件：3.93596 Mbytes 頁數(shù)：68 Pages

AD

亞德諾

24-Bit, 4-Channel Simultaneous Sampling 1.5 MSPS Precision Alias Free ADC

文件：5.06785 Mbytes 頁數(shù)：92 Pages

AD

亞德諾