3 MSPS, 14-Bit SAR ADC

GENERAL DESCRIPTION The AD7484 is a 14-bit, high speed, low power, successive approximation ADC. The part features a parallel interface with throughput rates up to 3 MSPS. The part contains a low noise, wide bandwidth track-and-hold that can handle input frequencies in excess of 40 MHz. FEATURES

文件：548.25 Kbytes 頁數(shù)：20 Pages

AD

亞德諾

3 MSPS, 12-Bit SAR ADC

GENERAL DESCRIPTION The AD7482 is a 12-bit, high speed, low power, successive approximation ADC. The part features a parallel interface with throughput rates up to 3 MSPS. The part contains a low noise, wide bandwidth track-and-hold that can handle input frequencies in excess of 40 MHz. FEATURES

文件：527.85 Kbytes 頁數(shù)：20 Pages

AD

亞德諾

18-Bit, 250 kSPS, Differential Programmable Input PulSAR? ADC

GENERAL DESCRIPTION The AD7631 is an 18-bit, charge redistribution, successive approximation register (SAR), architecture analog-to-digital converter (ADC) fabricated on Analog Devices, Inc.’s iCMOS high voltage process. The device is configured through hardware or via a dedicated write-only seri

文件：681.08 Kbytes 頁數(shù)：32 Pages

AD

亞德諾

18-Bit, 1.25 MSPS PulSAR ADC

GENERAL DESCRIPTION The AD7643 is an 18-bit, 1.25 MSPS, charge redistribution SAR, fully differential, analog-to-digital converter (ADC) that operates from a single 2.5 V power supply. The part contains a high speed, 18-bit sampling ADC, an internal conversion clock, an internal reference (and

文件：530.66 Kbytes 頁數(shù)：29 Pages

AD

亞德諾

16-Bit, 100 kSPS PulSAR ADC in MSOP/QFN

GENERAL DESCRIPTION The AD7683 is a 16-bit, charge redistribution, successive approximation, PulSAR? analog-to-digital converter (ADC) that operates from a single power supply, VDD, between 2.7 V and 5.5 V. It contains a low power, high speed, 16-bit sampling ADC with no missing codes (B grade),

文件：467.18 Kbytes 頁數(shù)：16 Pages

AD

亞德諾

18-Bit 250/670 kSPS PulSAR Bipolar Programmable Inputs ADC

GENERAL DESCRIPTION The AD7631 is an 18-bit, charge redistribution, successive approximation register (SAR), architecture analog-to-digital converter (ADC) fabricated on Analog Devices, Inc.’s iCMOS high voltage process. The device is configured through hardware or via a dedicated write-only seri

文件：333.28 Kbytes 頁數(shù)：14 Pages

AD

亞德諾

16-Bit, 4-Channel/8-Channel, 250 kSPS PulSAR ADC

GENERAL DESCRIPTION The AD7682/AD7689 are 4-channel/8-channel, 16-bit, charge redistribution successive approximation register (SAR) analog to-digital converters (ADCs) that operate from a single power supply, VDD. The AD7682/AD7689 contain all components for use in a multichannel, low po

文件：826.1 Kbytes 頁數(shù)：28 Pages

AD

亞德諾

14-Bit, 8-Channel, 250 kSPS PulSAR ADC

GENERAL DESCRIPTION The AD7949 is an 8-channel, 14-bit, charge redistribution successive approximation register (SAR) analog-to-digital converter (ADC) that operates from a single power supply, VDD. FEATURES 14-bit resolution with no missing codes 8-channel multiplexer with choice of inp

文件：744.39 Kbytes 頁數(shù)：28 Pages

AD

亞德諾

16-Bit, 250 kSPS PulSAR? ADC in MSOP

GENERAL DESCRIPTION The AD7694 is a 16-bit, charge redistribution, successive approximation, PulSAR analog-to-digital converter (ADC) that operates from a single power supply, VDD, between 2.7 V to 5.25 V. It contains a low power, high speed, 16-bit sampling ADC with no missing codes (B grade), a

文件：348.29 Kbytes 頁數(shù)：16 Pages

AD

亞德諾

16-Bit, 2 LSB INL, 3 MSPS PulSAR? ADC

GENERAL DESCRIPTION The AD7621 is a 16-bit, 3 MSPS, charge redistribution SAR, fully differential analog-to-digital converter (ADC) that operates from a single 2.5 V power supply. It contains a high speed 16-bit sampling ADC, an internal conversion clock, an internal reference (and buffer), error

文件：619 Kbytes 頁數(shù)：32 Pages

AD

亞德諾