JTAG & In-System Programmability

Introduction The MAX?II family of instant-on, non-volatile CPLDs is based on a 0.18-μm, 6-layer-metal-flash process, with densities from 240 to 2,210 logic elements (LEs) (128 to 2,210 equivalent macrocells) and non-volatile storage of 8 Kbits. MAX II devices offer high I/O counts, fast perform

文件：103.45 Kbytes 頁(yè)數(shù)：10 Pages

ALTERA

阿爾特

MAX II Device Handbook

Features The MAX II CPLD has the following features: ■ Low-cost, low-power CPLD ■ Instant-on, non-volatile architecture ■ Standby current as low as 25 μA ■ Provides fast propagation delay and clock-to-output times ■ Provides four global clocks with two clocks available per logic array block

文件：2.64118 Mbytes 頁(yè)數(shù)：297 Pages

ALTERA

阿爾特

Section I. MAX II Device Family

Features The MAX II CPLD has the following features: ■ Low-cost, low-power CPLD ■ Instant-on, non-volatile architecture ■ Standby current as low as 25 μA ■ Provides fast propagation delay and clock-to-output times ■ Provides four global clocks with two clocks available per logic array bloc

文件：987.8 Kbytes 頁(yè)數(shù)：88 Pages

ALTERA

阿爾特

Section I. MAX II Device Family Data Sheet

Features The MAX II CPLD has the following features: ■ Low-cost, low-power CPLD ■ Instant-on, non-volatile architecture ■ Standby current as low as 25 μA ■ Provides fast propagation delay and clock-to-output times ■ Provides four global clocks with two clocks available per logic array block

文件：988.19 Kbytes 頁(yè)數(shù)：88 Pages

ALTERA

阿爾特

MAX II Device Family Data Sheet

Features ■ Low-cost, low-power CPLD ■ Instant-on, non-volatile architecture ■ Standby current as low as 2 mA ■ Provides fast propagation delay and clock-to-output times ■ Provides four global clocks with two clocks available per logic array block (LAB) ■ UFM block up to 8 Kbits for non-volat

文件：622.93 Kbytes 頁(yè)數(shù)：101 Pages

INTEL

英特爾

The MAX II family of instant-on, non-volatile CPLDs is based on a 0.18-m

文件：86.08 Kbytes 頁(yè)數(shù)：6 Pages

ALTERA

阿爾特

MAX II Device Family Data

文件：863.62 Kbytes 頁(yè)數(shù)：88 Pages

ALTERA

阿爾特

CPLD - 復(fù)雜可編程邏輯器件

Intel

英特爾

MAX II Device Family

Introduction The MAX?II family of instant-on, non-volatile CPLDs is based on a 0.18-μm, 6-layer-metal-flash process, with densities from 240 to 2,210 logic elements (LEs) (128 to 2,210 equivalent macrocells) and non-volatile storage of 8 Kbits. MAX II devices offer high I/O counts, fast perform

文件：1.20992 Mbytes 頁(yè)數(shù)：86 Pages

ALTERA

阿爾特

MAX II Device Family

Introduction The MAX?II family of instant-on, non-volatile CPLDs is based on a 0.18-μm, 6-layer-metal-flash process, with densities from 240 to 2,210 logic elements (LEs) (128 to 2,210 equivalent macrocells) and non-volatile storage of 8 Kbits. MAX II devices offer high I/O counts, fast perform

文件：1.20992 Mbytes 頁(yè)數(shù)：86 Pages

ALTERA

阿爾特