256M bits DDR2 SDRAM

文件：625.11 Kbytes 頁(yè)數(shù)：77 Pages

ELPIDA

爾必達(dá)

256M bits DDR2 SDRAM

文件：625.11 Kbytes 頁(yè)數(shù)：77 Pages

ELPIDA

爾必達(dá)

256M bits DDR2 SDRAM

文件：625.11 Kbytes 頁(yè)數(shù)：77 Pages

ELPIDA

爾必達(dá)

256M bits SDRAM

Description The EDS2504AC/AP is a 256M bits SDRAM organized as 16,777,216 words × 4 bits × 4 banks. The EDS2508 AC/AP is a 256M bits SDRAM organized as 8,388,608 words × 8 bits × 4 banks. The EDS2516 AC/AP is a 256M bits SDRAM organized as 4194304 words × 16 bits × 4 banks. All inputs and outputs

文件：559.74 Kbytes 頁(yè)數(shù)：51 Pages

ELPIDA

爾必達(dá)

256M bits SDRAM

文件：613.14 Kbytes 頁(yè)數(shù)：50 Pages

ELPIDA

爾必達(dá)

256M bits SDRAM

Description The EDS2508AP is a 256M bits SDRAM organized as 8,388,608 words × 8 bits × 4 banks. The EDS2516AP is a 256M bits SDRAM organized as 4194304 words × 16 bits × 4 banks. All inputs and outputs are referred to the rising edge of the clock input. It is packaged in standard 60-ball μBGA?.

文件：554.71 Kbytes 頁(yè)數(shù)：51 Pages

ELPIDA

爾必達(dá)