1G bits DDR2 SDRAM organized as 33,554,432 words x 8 banks.

Description The EDE1104AASE is a 1G bits DDR2 SDRAM organized as 33,554,432 words × 4 bits × 8 banks. The EDE1108AASE is a 1G bits DDR2 SDRAM organized as 16,777,216 words × 8 bits × 8 banks. They are packaged in 68-ball FBGA (μBGA?) package. Features ? Power supply: VDD, VDDQ = 1.8V

文件：697.83 Kbytes 頁(yè)數(shù)：65 Pages

ELPIDA

爾必達(dá)

1G bits DDR2 SDRAM organized as 33,554,432 words x 8 banks.

Description The EDE1104AASE is a 1G bits DDR2 SDRAM organized as 33,554,432 words × 4 bits × 8 banks. The EDE1108AASE is a 1G bits DDR2 SDRAM organized as 16,777,216 words × 8 bits × 8 banks. They are packaged in 68-ball FBGA (μBGA?) package. Features ? Power supply: VDD, VDDQ = 1.8V

文件：697.83 Kbytes 頁(yè)數(shù)：65 Pages

ELPIDA

爾必達(dá)

1G bits DDR2 SDRAM organized as 33,554,432 words x 8 banks.

Description The EDE1104AASE is a 1G bits DDR2 SDRAM organized as 33,554,432 words × 4 bits × 8 banks. The EDE1108AASE is a 1G bits DDR2 SDRAM organized as 16,777,216 words × 8 bits × 8 banks. They are packaged in 68-ball FBGA (μBGA?) package. Features ? Power supply: VDD, VDDQ = 1.8V

文件：697.83 Kbytes 頁(yè)數(shù)：65 Pages

ELPIDA

爾必達(dá)

1G bits DDR2 SDRAM organized as 33,554,432 words x 8 banks.

Description The EDE1104AASE is a 1G bits DDR2 SDRAM organized as 33,554,432 words × 4 bits × 8 banks. The EDE1108AASE is a 1G bits DDR2 SDRAM organized as 16,777,216 words × 8 bits × 8 banks. They are packaged in 68-ball FBGA (μBGA?) package. Features ? Power supply: VDD, VDDQ = 1.8V

文件：697.83 Kbytes 頁(yè)數(shù)：65 Pages

ELPIDA

爾必達(dá)

1G bits DDR2 SDRAM organized as 33,554,432 words x 8 banks.

Micron

美光

1G bits DDR2 SDRAM

Description\nThe EDE1104AASE is a 1G bits DDR2 SDRAM organized as 33,554,432 words × 4 bits × 8 banks.\nThe EDE1108AASE is a 1G bits DDR2 SDRAM organized as 16,777,216 words × 8 bits × 8 banks. They are packaged in 68-ball FBGA (μBGA?) package. ? Power supply: VDD, VDDQ = 1.8V ± 0.1V\n? Bi-directional, differential data strobe (DQS and /DQS) is transmitted/received with data, to be used in capturing data at the receiver\n? Differential clock inputs (CK and /CK)\n? Commands entered on each positive CK edge: data and data mask referenced to ;

Micron

美光

1G bits DDR2 SDRAM organized as 33,554,432 words x 8 banks.

Micron

美光