1GB Registered DDR2 SDRAM DIMM (128M words x 72 bits, 1 Rank)

Description The EBE10RD4AGFA is a 128M words × 72 bits, 1 rank DDR2 SDRAM Module, mounting 18 pieces of DDR2 SDRAM sealed in FBGA (μBGA?) package. Read and write operations are performed at the cross points of the CK and the /CK. This high-speed data transfer is realized by the 4bits prefetch-p

文件：196.29 Kbytes 頁數(shù)：23 Pages

ELPIDA

爾必達(dá)

1GB Registered DDR2 SDRAM DIMM (128M words x 72 bits, 1 Rank)

Description The EBE10RD4AGFA is a 128M words × 72 bits, 1 rank DDR2 SDRAM Module, mounting 18 pieces of DDR2 SDRAM sealed in FBGA (μBGA?) package. Read and write operations are performed at the cross points of the CK and the /CK. This high-speed data transfer is realized by the 4bits prefetch-p

文件：196.29 Kbytes 頁數(shù)：23 Pages

ELPIDA

爾必達(dá)

1GB Registered DDR2 SDRAM DIMM (128M words x 72 bits, 1 Rank)

Description The EBE10RD4AGFA is a 128M words × 72 bits, 1 rank DDR2 SDRAM Module, mounting 18 pieces of DDR2 SDRAM sealed in FBGA (μBGA?) package. Read and write operations are performed at the cross points of the CK and the /CK. This high-speed data transfer is realized by the 4bits prefetch-p

文件：196.29 Kbytes 頁數(shù)：23 Pages

ELPIDA

爾必達(dá)

1GB Registered DDR2 SDRAM DIMM (128M words x 72 bits, 1 Rank)

Description The EBE10RD4AGFA is a 128M words × 72 bits, 1 rank DDR2 SDRAM Module, mounting 18 pieces of DDR2 SDRAM sealed in FBGA (μBGA?) package. Read and write operations are performed at the cross points of the CK and the /CK. This high-speed data transfer is realized by the 4bits prefetch-p

文件：196.29 Kbytes 頁數(shù)：23 Pages

ELPIDA

爾必達(dá)

1GB Registered DDR2 SDRAM DIMM

Description\nThe EBE10RD4AGFA is a 128M words × 72 bits, 1 rank DDR2 SDRAM Module, mounting 18 pieces of DDR2 SDRAM sealed in FBGA (μBGA?) package. Read and write operations are performed at the cross points of the CK and the /CK. This high-speed data transfer is realized by the 4bits prefetch-pipel ? 240-pin socket type dual in line memory module (DIMM)\n??- PCB height: 30.0mm\n??- Lead pitch: 1.0mm\n??- Lead-free (RoHS compliant)\n? Power supply: VDD = 1.8V ± 0.1V\n? Data rate: 667Mbps/533Mbps/400Mbps (max.)\n? SSTL_18 compatible I/O\n? Double-data-rate architecture: two data transfers per cl;

Micron

美光