INTEGRATED CELLULAR BASEBAND PROCESSOR DEVELOPMENT IC

FEATURES RISC M?CORE MCU ? 32-bit load/store RISC architecture ? Fixed 16-bit instruction length ? 16-entry 32-bit general-purpose register file ? 32-bit internal address and data buses ? Efficient four-stage, fully interlocked execution pipeline ? Single-cycle execution for most instructio

文件：1.27961 Mbytes 頁數(shù)：76 Pages

恩XP

INTEGRATED CELLULAR BASEBAND PROCESSOR

FEATURES RISC M￥CORE MCU ￥ 32-bit load/store RISC architecture ￥ Fixed 16-bit instruction length ￥ 16-entry 32-bit general-purpose register file ￥ 32-bit internal address and data buses ￥ Efficient four-stage, fully interlocked execution pipeline ￥ Single-cycle execution for most instructio

文件：1.13755 Mbytes 頁數(shù)：76 Pages

恩XP

Integrated Cellular Baseband Processor

Overview The DSP56652 has been placed on \"NotRecommended for New Designs\" status. This is NOTan End-of-Life Notice. \nThe ROM-based DSP56652 is designed tosupport the rigorous demands of the cellularsubscriber market. The high level of on-chipintegration in the DSP56652 minimizes applicationsystem RISC M·CORE MCU\n\n?32-bit load/store RISC architecture\n?Fixed 16-bit instruction length\n?16-entry 32-bit general-purpose register file\n?32-bit internal address and data buses\n?Efficient four-stage, fully interlocked execution pipeline\n?Single-cycle execution for most instructions, two cycles f;

恩XP

INTEGRATED CELLULAR BASEBAND PROCESSOR

FEATURES RISC M￥CORE MCU ￥ 32-bit load/store RISC architecture ￥ Fixed 16-bit instruction length ￥ 16-entry 32-bit general-purpose register file ￥ 32-bit internal address and data buses ￥ Efficient four-stage, fully interlocked execution pipeline ￥ Single-cycle execution for most instructio

文件：1.13755 Mbytes 頁數(shù)：76 Pages

恩XP

INTEGRATED CELLULAR BASEBAND PROCESSOR

FEATURES RISC M￥CORE MCU ￥ 32-bit load/store RISC architecture ￥ Fixed 16-bit instruction length ￥ 16-entry 32-bit general-purpose register file ￥ 32-bit internal address and data buses ￥ Efficient four-stage, fully interlocked execution pipeline ￥ Single-cycle execution for most instructio

文件：1.13755 Mbytes 頁數(shù)：76 Pages

恩XP

INTEGRATED CELLULAR BASEBAND PROCESSOR DEVELOPMENT IC

FEATURES RISC M?CORE MCU ? 32-bit load/store RISC architecture ? Fixed 16-bit instruction length ? 16-entry 32-bit general-purpose register file ? 32-bit internal address and data buses ? Efficient four-stage, fully interlocked execution pipeline ? Single-cycle execution for most instructio

文件：1.27961 Mbytes 頁數(shù)：76 Pages

恩XP

INTEGRATED CELLULAR BASEBAND PROCESSOR

FEATURES RISC M￥CORE MCU ￥ 32-bit load/store RISC architecture ￥ Fixed 16-bit instruction length ￥ 16-entry 32-bit general-purpose register file ￥ 32-bit internal address and data buses ￥ Efficient four-stage, fully interlocked execution pipeline ￥ Single-cycle execution for most instructio

文件：1.13755 Mbytes 頁數(shù)：76 Pages

恩XP

INTEGRATED CELLULAR BASEBAND PROCESSOR DEVELOPMENT IC

FEATURES RISC M?CORE MCU ? 32-bit load/store RISC architecture ? Fixed 16-bit instruction length ? 16-entry 32-bit general-purpose register file ? 32-bit internal address and data buses ? Efficient four-stage, fully interlocked execution pipeline ? Single-cycle execution for most instructio

文件：1.27961 Mbytes 頁數(shù)：76 Pages

恩XP

INTEGRATED CELLULAR BASEBAND PROCESSOR

FEATURES RISC M￥CORE MCU ￥ 32-bit load/store RISC architecture ￥ Fixed 16-bit instruction length ￥ 16-entry 32-bit general-purpose register file ￥ 32-bit internal address and data buses ￥ Efficient four-stage, fully interlocked execution pipeline ￥ Single-cycle execution for most instructio

文件：1.13755 Mbytes 頁數(shù)：76 Pages

恩XP

INTERGRATED CELLULAR BASEBAND PROCESSOR DEVELOPMENT IC

文件：239.95 Kbytes 頁數(shù)：4 Pages

FREESCALEFreescale Semiconductor, Inc

飛思卡爾飛思卡爾半導(dǎo)體