3.3V Programmable LVDS Transmitter 18-Bit Flat Panel Display (FPD) Link -65 MHz

文件：612.69 Kbytes 頁數(shù)：11 Pages

NSC

國半

3.3V Programmable LVDS Transmitter 18-Bit Flat Panel Display (FPD) Link - 65MHz

文件：612.62 Kbytes 頁數(shù)：11 Pages

NSC

國半

3.3V Programmable LVDS Transmitter 18-Bit Flat Panel Display (FPD) Link -65 MHz

文件：922.04 Kbytes 頁數(shù)：15 Pages

TI

德州儀器

3.3V Programmable LVDS Transmitter 18-Bit Flat Panel Display (FPD) Link -65 MHz

文件：922.04 Kbytes 頁數(shù)：15 Pages

TI

德州儀器

3.3V Programmable LVDS Transmitter 18-Bit Flat Panel Display (FPD) Link -65 MHz

文件：900.37 Kbytes 頁數(shù)：15 Pages

TI

德州儀器

3.3V Programmable LVDS Transmitter 18-Bit Flat Panel Display (FPD) Link -65 MHz

文件：922.04 Kbytes 頁數(shù)：15 Pages

TI

德州儀器

3.3V Programmable LVDS Transmitter 18-Bit Flat Panel Display (FPD) Link -65 MHz

文件：922.04 Kbytes 頁數(shù)：15 Pages

TI

德州儀器

3.3V LVDS Transmitter 18-Bit Flat Panel Display (FPD) Link??5 MHz

文件：184.75 Kbytes 頁數(shù)：9 Pages

NSC

國半

+3.3V Programmable LVDS Transmitter 18-Bit Flat Panel Display (FPD) Link-65 MHz

+3.3V Programmable LVDS Transmitter 18-Bit Flat Panel Display (FPD) Link-65 MHz\n+3.3V LVDS Transmitter 18-Bit Flat Panel Display (FPD) Link-65 MHzGeneral Description\nThe DS90C363A/DS90CF363A transmitter converts 21 bits of CMOS/TTL data into three LVDS (Low Voltage Differential\nSignaling) data st 20 to 65 MHz shift clock support\nRejects±3ns Jitter from VGA chip with less than 225ps output Jitter@65MHz (TJCC)\nBest–in–Class Set & Hold Times on TxINPUTs\nTx power consumption<130 mW (typ)@65MHz Grayscale\n50%Less Power Dissipation than BiCMOS Alternatives\nTx Power-down mode<200μW (max)\nE;

TI

德州儀器

+3.3V 下降沿 LVDS 發(fā)送器 18 位平板顯示器 (FPD) 鏈路 - 65MHz

The DS90CF363B transmitter converts 21 bits of CMOS/TTL data into three LVDS (Low Voltage Differential Signaling) data streams. A phase-locked transmit clock is transmitted in parallel with the data streams over a fourth LVDS link. Every cycle of the transmit clock 21 bits of input data are sampled ? No Special Start-up Sequence Required between Clock/Data and /PD Pins. Input Signal (Clock and Data) can be Applied Either Before or After the Device is Powered.\n? Support Spread Spectrum Clocking up to 100KHz Frequency Modulation & Deviations of ±2.5% Center Spread or ?5% Down Spread.\n?;

TI

德州儀器