<strong id="5lvfi"><dl id="5lvfi"></dl></strong>

      • <tfoot id="5lvfi"><menuitem id="5lvfi"></menuitem></tfoot>
        <th id="5lvfi"><progress id="5lvfi"></progress></th>
          <strong id="5lvfi"><form id="5lvfi"></form></strong>
          <strong id="5lvfi"><form id="5lvfi"></form></strong>
        1. <del id="5lvfi"></del>

          首頁 >DM74LS10>規(guī)格書列表

          型號下載 訂購功能描述制造商 上傳企業(yè)LOGO

          DM74LS10

          Triple 3-Input NAND Gate

          General Description This device contains three independent gates each of which performs the logic NAND function.

          文件:46.16 Kbytes 頁數(shù):4 Pages

          FAIRCHILD

          仙童半導(dǎo)體

          DM74LS10

          Triple 3-Input NAND Gates

          文件:120.85 Kbytes 頁數(shù):6 Pages

          NSC

          國半

          DM74LS10

          Triple 3-Input NAND Gate

          ONSEMI

          安森美半導(dǎo)體

          DM74LS109

          Dual Positive-Edge-Triggered J-K Flip-Flop with Preset, Clear, and Complementary Outputs

          General Description This device contains two independent positive-edge-triggered J-K flip-flops with complementary outputs. The J and K data is accepted by the flip-flop on the rising edge of the clock pulse. The triggering occurs at a voltage level and is not directly related to the transition t

          文件:52.33 Kbytes 頁數(shù):5 Pages

          FAIRCHILD

          仙童半導(dǎo)體

          DM74LS109A

          Dual Positive-Edge-Triggered J-K Flip-Flop with Preset, Clear, and Complementary Outputs

          General Description This device contains two independent positive-edge-triggered J-K flip-flops with complementary outputs. The J and K data is accepted by the flip-flop on the rising edge of the clock pulse. The triggering occurs at a voltage level and is not directly related to the transition t

          文件:52.33 Kbytes 頁數(shù):5 Pages

          FAIRCHILD

          仙童半導(dǎo)體

          DM74LS109AM

          Dual Positive-Edge-Triggered J-K Flip-Flop with Preset, Clear, and Complementary Outputs

          General Description This device contains two independent positive-edge-triggered J-K flip-flops with complementary outputs. The J and K data is accepted by the flip-flop on the rising edge of the clock pulse. The triggering occurs at a voltage level and is not directly related to the transition t

          文件:52.33 Kbytes 頁數(shù):5 Pages

          FAIRCHILD

          仙童半導(dǎo)體

          DM74LS109AN

          Dual Positive-Edge-Triggered J-K Flip-Flop with Preset, Clear, and Complementary Outputs

          General Description This device contains two independent positive-edge-triggered J-K flip-flops with complementary outputs. The J and K data is accepted by the flip-flop on the rising edge of the clock pulse. The triggering occurs at a voltage level and is not directly related to the transition t

          文件:52.33 Kbytes 頁數(shù):5 Pages

          FAIRCHILD

          仙童半導(dǎo)體

          DM74LS10M

          Triple 3-Input NAND Gate

          General Description This device contains three independent gates each of which performs the logic NAND function.

          文件:46.16 Kbytes 頁數(shù):4 Pages

          FAIRCHILD

          仙童半導(dǎo)體

          DM74LS10M

          Triple 3-Input NAND Gate

          General Description This device contains three independent gates each of which performs the logic NAND function.

          文件:93.46 Kbytes 頁數(shù):4 Pages

          SYC

          DM74LS10N

          Triple 3-Input NAND Gate

          General Description This device contains three independent gates each of which performs the logic NAND function.

          文件:93.46 Kbytes 頁數(shù):4 Pages

          SYC

          詳細參數(shù)

          • 型號:

            DM74LS10

          • 功能描述:

            觸發(fā)器 Dl J-K Flip-Flop

          • RoHS:

          • 制造商:

            Texas Instruments

          • 電路數(shù)量:

            2

          • 邏輯系列:

            SN74

          • 邏輯類型:

            D-Type Flip-Flop

          • 極性:

            Inverting, Non-Inverting

          • 輸入類型:

            CMOS

          • 傳播延遲時間:

            4.4 ns

          • 高電平輸出電流:

            - 16 mA

          • 低電平輸出電流:

            16 mA

          • 電源電壓-最大:

            5.5 V

          • 最大工作溫度:

            + 85 C

          • 安裝風(fēng)格:

            SMD/SMT

          • 封裝/箱體:

            X2SON-8

          • 封裝:

            Reel

          供應(yīng)商型號品牌批號封裝庫存備注價格
          TI
          25+
          標(biāo)準封裝
          18000
          原廠直接發(fā)貨進口原裝
          詢價
          FAIR
          24+/25+
          55
          原裝正品現(xiàn)貨庫存價優(yōu)
          詢價
          FSC
          25+
          SOP14
          1905
          百分百原裝正品 真實公司現(xiàn)貨庫存 本公司只做原裝 可
          詢價
          FAIRCHIL
          23+
          SMD16
          3600
          絕對全新原裝!現(xiàn)貨!特價!請放心訂購!
          詢價
          NATIONALSEMI
          05+
          原廠原裝
          6152
          只做全新原裝真實現(xiàn)貨供應(yīng)
          詢價
          原廠正品
          23+
          DIP14
          5000
          原裝正品,假一罰十
          詢價
          NS
          24+
          DIP-14
          500
          詢價
          NSC
          2016+
          DIP
          3000
          只做原裝,假一罰十,公司可開17%增值稅發(fā)票!
          詢價
          FSC
          1645+
          SOP
          7500
          只做原裝進口,假一罰十
          詢價
          NSC
          15
          全新原裝 貨期兩周
          詢價
          更多DM74LS10供應(yīng)商 更新時間2026-1-20 16:48:00
            <strong id="5lvfi"><dl id="5lvfi"></dl></strong>

              • <tfoot id="5lvfi"><menuitem id="5lvfi"></menuitem></tfoot>
                <th id="5lvfi"><progress id="5lvfi"></progress></th>
                  <strong id="5lvfi"><form id="5lvfi"></form></strong>
                  <strong id="5lvfi"><form id="5lvfi"></form></strong>
                1. <del id="5lvfi"></del>
                  国产毛片一区二区三区在线视频 | 欧洲精品一区二区三区 | 夜夜操网站 | 久久精品黄色电影 | 亚洲色综合 |