BCD to Decimal Decoder

General Description These BCD-to-decimal decoders consist of eight inverters and ten, four-input NAND gates. The inverters are connected in pairs to make BCD input data available for decoding by the NAND gates. Full decoding of input logic ensures that all outputs remain off for all invalid (10–1

文件：41.38 Kbytes 頁(yè)數(shù)：4 Pages

FAIRCHILD

仙童半導(dǎo)體

BCD to Decimal Decoder

General Description These BCD-to-decimal decoders consist of eight inverters and ten, four-input NAND gates. The inverters are connected in pairs to make BCD input data available for decoding by the NAND gates. Full decoding of input logic ensures that all outputs remain off for all invalid (10–1

文件：41.38 Kbytes 頁(yè)數(shù)：4 Pages

FAIRCHILD

仙童半導(dǎo)體

BCD to Decimal Decoder

General Description These BCD-to-decimal decoders consist of eight inverters and ten, four-input NAND gates. The inverters are connected in pairs to make BCD input data available for decoding by the NAND gates. Full decoding of input logic ensures that all outputs remain off for all invalid (10–1

文件：41.38 Kbytes 頁(yè)數(shù)：4 Pages

FAIRCHILD

仙童半導(dǎo)體

BCD to Decimal Decoders/Drivers

General Description These BCD-to-decimal decoders/drivers consist of eight inverters and ten, four-input NAND gates. The inverters are connected in pairs to make BCD input data available for decoding by the NAND gates. Full decoding of BCD input logic ensures that all outputs remain OFF for all

文件：41.7 Kbytes 頁(yè)數(shù)：4 Pages

FAIRCHILD

仙童半導(dǎo)體

BCD to 7-Segment Decoders/Drivers

General Description The DM7446A and DM7447A feature active-LOW outputs designed for driving common-anode LEDs or incandescent indicators directly. All of the circuits have full ripple-blanking input/output controls and a lamp test input. Segment identification and resultant displays are shown on

文件：52.1 Kbytes 頁(yè)數(shù)：6 Pages

FAIRCHILD

仙童半導(dǎo)體

BCD to 7-Segment Decoders/Drivers

General Description The DM7446A and DM7447A feature active-LOW outputs designed for driving common-anode LEDs or incandescent indicators directly. All of the circuits have full ripple-blanking input/output controls and a lamp test input. Segment identification and resultant displays are shown on

文件：52.1 Kbytes 頁(yè)數(shù)：6 Pages

FAIRCHILD

仙童半導(dǎo)體

BCD to 7-Segment Decoders/Drivers

General Description The DM7446A and DM7447A feature active-LOW outputs designed for driving common-anode LEDs or incandescent indicators directly. All of the circuits have full ripple-blanking input/output controls and a lamp test input. Segment identification and resultant displays are shown on

文件：52.1 Kbytes 頁(yè)數(shù)：6 Pages

FAIRCHILD

仙童半導(dǎo)體

BCD to 7-Segment Decoders/Drivers

General Description The DM7446A and DM7447A feature active-LOW outputs designed for driving common-anode LEDs or incandescent indicators directly. All of the circuits have full ripple-blanking input/output controls and a lamp test input. Segment identification and resultant displays are shown on

文件：56.5 Kbytes 頁(yè)數(shù)：6 Pages

FAIRCHILD

仙童半導(dǎo)體

Dual Master-Slave J-K Flip-Flops with Clear and Complementary Outputs

General Description This device contains two independent positive pulse triggered J-K flip-flops with complementary outputs. The J and K data is processed by the flip-flops after a complete clock pulse. While the clock is LOW the slave is isolated from the master. On the positive transition of

文件：39.48 Kbytes 頁(yè)數(shù)：3 Pages

FAIRCHILD

仙童半導(dǎo)體

Dual Master-Slave J-K Flip-Flops with Clear and Complementary Outputs

General Description This device contains two independent positive pulse triggered J-K flip-flops with complementary outputs. The J and K data is processed by the flip-flops after a complete clock pulse. While the clock is LOW the slave is isolated from the master. On the positive transition of

文件：39.48 Kbytes 頁(yè)數(shù)：3 Pages

FAIRCHILD

仙童半導(dǎo)體