High-speed series

文件：556.45 Kbytes 頁數(shù)：22 Pages

EPCOS

愛普科斯

SECTION IV. I/O STANDARDS

Introduction Following the immensely successful first-generation Cyclone? device family, Altera? Cyclone II FPGAs extend the low-cost FPGA density range to 68,416 logic elements (LEs) and provide up to 622 usable I/O pins and up to 1.1 Mbits of embedded memory. Cyclone II FPGAs are manufactured o

文件：3.38088 Mbytes 頁數(shù)：54 Pages

ALTERA

阿爾特

Cyclone Series Device Thermal Resistance

Cyclone III Device Family Overview Cyclone? III device family offers a unique combination of high functionality, low power and low cost. Based on Taiwan Semiconductor Manufacturing Company (TSMC) low-power (LP) process technology, silicon optimizations and software features to minimize power cons

文件：157.18 Kbytes 頁數(shù)：7 Pages

ALTERA

阿爾特

1. Enhanced Configuration Devices (EPC4, EPC8, and EPC16) Data Sheet

The Altera enhanced configuration device is a single-device, high-speed, advanced configuration solution for very high-density FPGAs. The core of an enhanced configuration device is divided into two major blocks, a configuration controller and a flash memory. The flash memory is used to store conf

文件：456.96 Kbytes 頁數(shù)：34 Pages

ALTERA

阿爾特