CDCE62002中文資料具有集成雙路 VCO 的 4 路輸出時鐘發(fā)生器/抖動消除器數(shù)據(jù)手冊TI規(guī)格書

描述 Description

The CDCE62002 device is a high-performance clock generator featuring low output jitter, a high degree of configurability through a SPI interface, and programmable start-up modes determined by on-chip EEPROM. Specifically tailored for clocking data converters and high-speed digital signals, the CDCE62002 achieves jitter performance under 0.5 ps RMS
.
It incorporates a synthesizer block with partially integrated loop filter, a clock distribution block including programmable output formats, and an input block featuring an innovative smart multiplexer. The clock distribution block includes two individually programmable outputs that can be configured to provide different combinations of output formats (LVPECL, LVDS, LVCMOS). Each output can also be programmed to a unique output frequency (ranging from 10.94 MHz to 1.175 GHz(2)). If Both outputs are configured in single-ended mode (such as LVCMOS), the CDCE62002 supports up to four outputs. The input block includes one universal differential inputs which support frequencies up to 500 MHz and an auxiliary input that can be configured to connect to an external AT-Cut crystal through an onboard oscillator block. The smart input multiplexer has two modes of operation, manual and automatic. In manual mode, the user selects the synthesizer reference through the SPI interface. In automatic mode, the input multiplexer will automatically select between the highest priority input clock available.

10-kHz to 20-MHz integration bandwidth. (2) Frequency range depends on operational mode and output format selected.

特性 Features

? Frequency Synthesizer With PLL/VCO and Partially Integrated Loop Filter
? Smart Input Multiplexer Automatically Switches Between One of Two Reference Inputs
? Integrated EEPROM Determines Device Configuration at Power Up
? Integrated Frequency Synthesizer Including PLL, Multiple VCOs, and Loop Filter:
? Programmable Charge Pump Gain and Loop Filter Settings
? Universal Output Blocks Support Up to 2 Differential, 4 Single-Ended, or Combinations of Differential or Single-Ended:
? Low Output Phase Noise: –130 dBc/Hz at 1?MHz Offset, Fc = 491.52 MHz
? LVPECL, LVDS, and LVCMOS
? Flexible Inputs With Innovative Smart Multiplexer:
? One Auxiliary Input Accepts Crystals in the Range of 2 MHz to 42 MHz
? Smart Input Multiplexer Can be Configured to Automatically Switch Between Highest Priority Clock Source Available Allowing for Fail-Safe Operation
? Integrated EEPROM Stores Default Settings; Therefore, the Device Can Power Up in a Known, Predefined State
? ESD Protection Exceeds 2000 V HBM
? APPLICATIONS
? Wireless Infrastructure
? Medical Electronics
? Industrial
? Clock Generation and Jitter Cleaning
All other trademarks are the property of their respective owners

簡介

CDCE62002屬于集成電路（IC）的時鐘發(fā)生器PLL頻率合成器。由TI制造生產(chǎn)的CDCE62002時鐘發(fā)生器，PLL，頻率合成器時鐘發(fā)生器、PLL 和頻率合成器集成電路 (IC) 可為邏輯器件提供參考信號的穩(wěn)定定時脈沖，這些器件包括計算機、微控制器、數(shù)據(jù)通信系統(tǒng)和圖形/視頻發(fā)生器。這些集成電路可能包括緩沖器、驅(qū)動器、分頻器、倍頻器、多路復用器、合成器、扇出分配器和預分頻器。