| 型號(hào) | 下載 訂購(gòu) | 功能描述 | 制造商 上傳企業(yè) | LOGO |
|---|---|---|---|---|
CD74HC107 | Dual J-K Flip-Flop with Reset Negative-Edge Trigger Features ? Hysteresis on Clock Inputs for Improved Noise Immunity and Increased Input Rise and Fall Times ? Asynchronous Reset ? Complementary Outputs ? Buffered Inputs ? Typical fMAX = 60MHz at VCC = 5V, CL = 15pF, TA = 25oC ? Fanout (Over Temperature Range) - Standard Outputs . . . . . 文件:609.54 Kbytes 頁(yè)數(shù):20 Pages | TI 德州儀器 | TI | |
CD74HC107 | Dual J-K Flip-Flop with Reset Negative-Edge Trigger 文件:56.86 Kbytes 頁(yè)數(shù):8 Pages | TI 德州儀器 | TI | |
CD74HC107 | Dual J-K Flip-Flop with Reset Negative-Edge Trigger 文件:451.69 Kbytes 頁(yè)數(shù):15 Pages | TI 德州儀器 | TI | |
CD74HC107 | Dual J-K Flip-Flop with Reset Negative-Edge Trigger 文件:624.14 Kbytes 頁(yè)數(shù):16 Pages | TI 德州儀器 | TI | |
CD74HC107 | 具有復(fù)位功能的高速 CMOS 邏輯雙路負(fù)邊沿觸發(fā)式 J-K 觸發(fā)器 The ?HC107 and ?HCT107 utilize silicon gate CMOS technology to achieve operating speeds equivalent to LSTTL parts. They exhibit the low power consumption of standard CMOS integrated circuits, together with the ability to drive 10 LSTTL loads.\n\n These flip-flops have independent J, K, Reset and Clo ? Hysteresis on Clock Inputs for Improved Noise Immunity and Increased Input Rise and Fall Times\n? Complementary Outputs\n? Typical fMAX = 60MHz at VCC = 5V, CL = 15pF, TA = 25°C\n? Standard Outputs . . . . . . . . . . . . . . . 10 LSTTL Loads\n? Wide Operating Temperature Range . . . -55°C to 125°; | TI 德州儀器 | TI | |
絲印:CD74HC107E;Package:PDIP;Dual J-K Flip-Flop with Reset Negative-Edge Trigger Features ? Hysteresis on Clock Inputs for Improved Noise Immunity and Increased Input Rise and Fall Times ? Asynchronous Reset ? Complementary Outputs ? Buffered Inputs ? Typical fMAX = 60MHz at VCC = 5V, CL = 15pF, TA = 25oC ? Fanout (Over Temperature Range) - Standard Outputs . . . . . 文件:609.54 Kbytes 頁(yè)數(shù):20 Pages | TI 德州儀器 | TI | ||
絲?。?a target="_blank" title="Marking" href="/cd74hc107e/marking.html">CD74HC107E;Package:PDIP;Dual J-K Flip-Flop with Reset Negative-Edge Trigger Features ? Hysteresis on Clock Inputs for Improved Noise Immunity and Increased Input Rise and Fall Times ? Asynchronous Reset ? Complementary Outputs ? Buffered Inputs ? Typical fMAX = 60MHz at VCC = 5V, CL = 15pF, TA = 25oC ? Fanout (Over Temperature Range) - Standard Outputs . . . . . 文件:609.54 Kbytes 頁(yè)數(shù):20 Pages | TI 德州儀器 | TI | ||
絲?。?a target="_blank" title="Marking" href="/cd74hc107e/marking.html">CD74HC107E;Package:PDIP;Dual J-K Flip-Flop with Reset Negative-Edge Trigger Features ? Hysteresis on Clock Inputs for Improved Noise Immunity and Increased Input Rise and Fall Times ? Asynchronous Reset ? Complementary Outputs ? Buffered Inputs ? Typical fMAX = 60MHz at VCC = 5V, CL = 15pF, TA = 25oC ? Fanout (Over Temperature Range) - Standard Outputs . . . . . 文件:609.54 Kbytes 頁(yè)數(shù):20 Pages | TI 德州儀器 | TI | ||
絲?。?a target="_blank" title="Marking" href="/hc107m/marking.html">HC107M;Package:SOIC;Dual J-K Flip-Flop with Reset Negative-Edge Trigger Features ? Hysteresis on Clock Inputs for Improved Noise Immunity and Increased Input Rise and Fall Times ? Asynchronous Reset ? Complementary Outputs ? Buffered Inputs ? Typical fMAX = 60MHz at VCC = 5V, CL = 15pF, TA = 25oC ? Fanout (Over Temperature Range) - Standard Outputs . . . . . 文件:609.54 Kbytes 頁(yè)數(shù):20 Pages | TI 德州儀器 | TI | ||
絲印:HC107M;Package:SOIC;Dual J-K Flip-Flop with Reset Negative-Edge Trigger Features ? Hysteresis on Clock Inputs for Improved Noise Immunity and Increased Input Rise and Fall Times ? Asynchronous Reset ? Complementary Outputs ? Buffered Inputs ? Typical fMAX = 60MHz at VCC = 5V, CL = 15pF, TA = 25oC ? Fanout (Over Temperature Range) - Standard Outputs . . . . . 文件:609.54 Kbytes 頁(yè)數(shù):20 Pages | TI 德州儀器 | TI |
技術(shù)參數(shù)
- Technology Family:
HC
- Supply voltage (Min) (V):
2
- Supply voltage (Max) (V):
6
- Input type:
LVTTL/CMOS
- Output type:
Push-Pull
- Clock Frequency (MHz):
24
- ICC (Max) (uA):
40
- IOL (Max) (mA):
6
- IOH (Max) (mA):
-6
- Features:
Balanced outputs
| 供應(yīng)商 | 型號(hào) | 品牌 | 批號(hào) | 封裝 | 庫(kù)存 | 備注 | 價(jià)格 |
|---|---|---|---|---|---|---|---|
TI德州儀器 |
22+ |
24000 |
原裝正品現(xiàn)貨,實(shí)單可談,量大價(jià)優(yōu) |
詢價(jià) | |||
TI |
24+ |
4200 |
詢價(jià) | ||||
TI |
16+ |
原廠封裝 |
10000 |
全新原裝正品,代理優(yōu)勢(shì)渠道供應(yīng),歡迎來(lái)電咨詢 |
詢價(jià) | ||
TI |
2013 |
DIP |
10 |
全新 |
詢價(jià) | ||
Texas Instruments |
24+ |
14-SOIC(0.154 |
56300 |
詢價(jià) | |||
TI/德州儀器 |
2447 |
SOP14-3.9 |
100500 |
一級(jí)代理專營(yíng)品牌!原裝正品,優(yōu)勢(shì)現(xiàn)貨,長(zhǎng)期排單到貨 |
詢價(jià) | ||
TI |
25+ |
IC |
2500 |
就找我吧!--邀您體驗(yàn)愉快問購(gòu)元件! |
詢價(jià) | ||
TI(德州儀器) |
2021+ |
SOIC-14 |
499 |
詢價(jià) | |||
22+ |
NA |
3450 |
加我QQ或微信咨詢更多詳細(xì)信息, |
詢價(jià) | |||
TI/德州儀器 |
23+ |
SOP14 |
50000 |
全新原裝正品現(xiàn)貨,支持訂貨 |
詢價(jià) |
相關(guān)規(guī)格書
更多- COS5532
- NE5532
- NE5532
- NE5532
- NE5532
- NE5532A
- NE5532-TD
- NE5532NB
- MAX232
- MAX232
- MAX232
- MAX232A
- MAX2323
- MAX2326
- MAX2327
- MAX232E
- MAX232E
- MAX232ESE
- NE5533
- SI7970DP
- SI7958DP
- SI7913DN
- SI7942DP
- SI7911DN
- SI7900EDN
- SI7922DN
- SI7946DP
- SI7945DP
- SI7921DN
- SI7905DN
- SI7938DP
- SI7925DN
- SI7948DP
- SI7946ADP
- SE1
- PI7C8150B
- PI7C8150DNDE
- PERICOMPI7C8150
- WNS40H100C
- WNS40H100CB
- TD62308
- TD62308APG
- TD62308AFG
- GRM21BR71H104JA11#
- TL074
相關(guān)庫(kù)存
更多- NE5532
- NE5532
- NE5532
- NE5532
- NE5532
- NE5532A
- NE5532A
- UNE5532
- MAX232
- MAX232
- MAX232E
- MAX2325
- MAX2324
- MAX2321
- MAX2322
- MAX2320
- MAX232E-TD
- MAX232CPE
- SI7964DP
- SI7909DN
- SI7941DP
- SI7901EDN
- SI7940DP
- SI7956DP
- SI7980DP
- SI7902EDN
- SI7998DP
- SI7960DP
- SI7943DP
- SI7991DP
- SI7923DN
- SI7983DP
- SI7973DP
- SI7949DP
- SPC5605BF1MLQ6
- PI7C8150A
- PI7C8150DMAE
- XRCGB25M000F3N00R0
- WNS40H100CG
- MPC8540PX833LC
- TD62308BFG
- TD62308BP1G
- TD62308BF
- TL074
- TL074

