QUADRUPLE 2-INPUT EXCLUSIVE-OR GATE

FEATURES · Controlled Baseline – One Assembly/Test Site, One Fabrication Site · Extended Temperature Performance of –55°C to 125°C · Enhanced Diminishing Manufacturing Sources (DMS) Support · Enhanced Product-Change Notification · Qualification Pedigree (1) · Inputs Are TTL-Voltage Compa

文件：372.08 Kbytes 頁數(shù)：12 Pages

TI

德州儀器

QUADRUPLE 2-INPUT EXCLUSIVE-OR GATES

Inputs Are TTL-Voltage Compatible Speed of Bipolar F, AS, and S, With Significantly Reduced Power Consumption Balanced Propagation Delays ±24-mA Output Drive Current – Fanout to 15 F Devices SCR-Latchup-Resistant CMOS Process and Circuit Design Exceeds 2-kV ESD Protection Per MIL-STD-883,

文件：642.47 Kbytes 頁數(shù)：17 Pages

TI

德州儀器

QUADRUPLE 2-INPUT EXCLUSIVE-OR GATE

文件：496.22 Kbytes 頁數(shù)：11 Pages

TI

德州儀器

具有 TTL 兼容型 CMOS 輸入的增強(qiáng)型產(chǎn)品 4 通道、2 輸入、4.5V 至 5.5V XOR（異或）門

The CD74ACT86-EP is a quadruple 2-input exclusive-OR gate. This device performs the Boolean function Y = AB or Y = AB + AB in positive logic. A common application is as a true/complement element. If one of the inputs is low, the other input is reproduced in true form at the output. If one of the inp ? Controlled Baseline \n? Extended Temperature Performance of -55°C to 125°C\n? Enhanced Product-Change Notification\n? Inputs Are TTL-Voltage Compatible\n? Balanced Propagation Delays\n? Fanout to 15 F Devices\n? SCR-Latchup-Resistant CMOS Process and Circuit Design\n? Exceeds 2-kV ESD Protection P;

TI

德州儀器