DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOP WITH CLEAR AND PRESET

Qualified for Automotive Applications Inputs Are TTL-Voltage Compatible Speed of Bipolar F, AS, and S, With Significantly Reduced Power Consumption Balanced Propagation Delays ±24-mA Output Drive Current ? Fanout to 15 F Devices SCR-Latchup-Resistant CMOS Process and Circuit Design desc

文件：372.24 Kbytes 頁數(shù)：11 Pages

TI

德州儀器

DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH CLEAR AND PRESET

文件：325.79 Kbytes 頁數(shù)：10 Pages

TI

德州儀器

DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOPS

文件：887.59 Kbytes 頁數(shù)：14 Pages

TI

德州儀器

具有設(shè)置和復(fù)位端的雙路正邊沿觸發(fā)式 D 型觸發(fā)器

The ?ACT74 dual positive-edge-triggered devices are D-type flip-flops.\n\n A low level at the preset (PRE)\\ or clear (CLR)\\ inputs sets or resets the outputs, regardless of the levels of the other inputs. When PRE\\ and CLR\\ are inactive (high), data at the data (D) input meeting the setup time r ? Inputs Are TTL-Voltage Compatible\n? Speed of Bipolar F, AS, and S, With Significantly Reduced Power Consumption\n? Balanced Propagation Delays\n? ±24-mA Output Drive Current \n? Fanout to 15 F Devices\n \n? SCR-Latchup-Resistant CMOS Process and Circuit Design\n? Exceeds 2-kV ESD Protection Per M;

TI

德州儀器

DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOPS

文件：887.59 Kbytes 頁數(shù)：14 Pages

TI

德州儀器

DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOPS

文件：887.59 Kbytes 頁數(shù)：14 Pages

TI

德州儀器

DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH CLEAR AND PRESET

文件：325.79 Kbytes 頁數(shù)：10 Pages

TI

德州儀器