絲?。?strong>CD54AC112F3A；Package：CDIP；DUAL J-K NEGATIVE-EDGE-TRIGGERED FLIP-FLOPS WITH CLEAR AND PRESET

AC Types Feature 1.5-V to 5.5-V Operation and Balanced Noise Immunity at 30% of the Supply Voltage Speed of Bipolar F, AS, and S, With Significantly Reduced Power Consumption Balanced Propagation Delays ±24-mA Output Drive Current – Fanout to 15 F Devices SCR-Latchup-Resistant CMOS Pro

文件：426.59 Kbytes 頁數(shù)：15 Pages

TI

德州儀器

DUAL J-K NEGATIVE-EDGE-TRIGGERED FLIP-FLOPS WITH CLEAR AND PRESET

文件：331.08 Kbytes 頁數(shù)：6 Pages

TI

德州儀器

DUAL J-K NEGATIVE-EDGE-TRIGGERED FLIP-FLOPS WITH CLEAR AND PRESET

文件：336.12 Kbytes 頁數(shù)：11 Pages

TI

德州儀器

DUAL J-K NEGATIVE-EDGE-TRIGGERED FLIP-FLOPS

文件：903.12 Kbytes 頁數(shù)：15 Pages

TI

德州儀器

絲?。?strong>CD54AC112F3A；Package：CDIP；DUAL J-K NEGATIVE-EDGE-TRIGGERED FLIP-FLOPS WITH CLEAR AND PRESET

AC Types Feature 1.5-V to 5.5-V Operation and Balanced Noise Immunity at 30% of the Supply Voltage Speed of Bipolar F, AS, and S, With Significantly Reduced Power Consumption Balanced Propagation Delays ±24-mA Output Drive Current – Fanout to 15 F Devices SCR-Latchup-Resistant CMOS Pro

文件：426.59 Kbytes 頁數(shù)：15 Pages

TI

德州儀器

Dual J-K Flip-Flop with Set and Reset

Renesas

瑞薩