| 型號(hào) | 下載 訂購(gòu) | 功能描述 | 制造商 上傳企業(yè) | LOGO |
|---|---|---|---|---|
CD4572UB | CMOS Hex Gate Features: Pin 7 NOR input positioned adjacent to Vss for easy use of gate as an inverter Pin 15 NAND input positioned adjacent to Voo for easy use of gate as an inverter Standard symmetrical output characteristics 100% tested for quiescent current at 20 V Maximum input current of 1 文件:896.17 Kbytes 頁(yè)數(shù):20 Pages | TI 德州儀器 | TI | |
CD4572UB | CMOS HEX GATE 文件:277.5 Kbytes 頁(yè)數(shù):6 Pages | TI 德州儀器 | TI | |
絲?。?strong>CD4572UB;Package:SOP;CMOS Hex Gate Features: Pin 7 NOR input positioned adjacent to Vss for easy use of gate as an inverter Pin 15 NAND input positioned adjacent to Voo for easy use of gate as an inverter Standard symmetrical output characteristics 100% tested for quiescent current at 20 V Maximum input current of 1 文件:896.17 Kbytes 頁(yè)數(shù):20 Pages | TI 德州儀器 | TI | ||
絲印:CD4572UB;Package:SOP;CMOS Hex Gate Features: Pin 7 NOR input positioned adjacent to Vss for easy use of gate as an inverter Pin 15 NAND input positioned adjacent to Voo for easy use of gate as an inverter Standard symmetrical output characteristics 100% tested for quiescent current at 20 V Maximum input current of 1 文件:896.17 Kbytes 頁(yè)數(shù):20 Pages | TI 德州儀器 | TI | ||
絲?。?a target="_blank" title="Marking" href="/cd4572ube/marking.html">CD4572UBE;Package:PDIP;CMOS Hex Gate Features: Pin 7 NOR input positioned adjacent to Vss for easy use of gate as an inverter Pin 15 NAND input positioned adjacent to Voo for easy use of gate as an inverter Standard symmetrical output characteristics 100% tested for quiescent current at 20 V Maximum input current of 1 文件:896.17 Kbytes 頁(yè)數(shù):20 Pages | TI 德州儀器 | TI | ||
絲?。?a target="_blank" title="Marking" href="/cd4572ube/marking.html">CD4572UBE;Package:PDIP;CMOS Hex Gate Features: Pin 7 NOR input positioned adjacent to Vss for easy use of gate as an inverter Pin 15 NAND input positioned adjacent to Voo for easy use of gate as an inverter Standard symmetrical output characteristics 100% tested for quiescent current at 20 V Maximum input current of 1 文件:896.17 Kbytes 頁(yè)數(shù):20 Pages | TI 德州儀器 | TI | ||
絲?。?a target="_blank" title="Marking" href="/cd4572ube/marking.html">CD4572UBE;Package:PDIP;CMOS Hex Gate Features: Pin 7 NOR input positioned adjacent to Vss for easy use of gate as an inverter Pin 15 NAND input positioned adjacent to Voo for easy use of gate as an inverter Standard symmetrical output characteristics 100% tested for quiescent current at 20 V Maximum input current of 1 文件:896.17 Kbytes 頁(yè)數(shù):20 Pages | TI 德州儀器 | TI | ||
絲?。?a target="_blank" title="Marking" href="/cd4572ubm/marking.html">CD4572UBM;Package:SOIC;CMOS Hex Gate Features: Pin 7 NOR input positioned adjacent to Vss for easy use of gate as an inverter Pin 15 NAND input positioned adjacent to Voo for easy use of gate as an inverter Standard symmetrical output characteristics 100% tested for quiescent current at 20 V Maximum input current of 1 文件:896.17 Kbytes 頁(yè)數(shù):20 Pages | TI 德州儀器 | TI | ||
絲?。?a target="_blank" title="Marking" href="/cd4572ubm/marking.html">CD4572UBM;Package:SOIC;CMOS Hex Gate Features: Pin 7 NOR input positioned adjacent to Vss for easy use of gate as an inverter Pin 15 NAND input positioned adjacent to Voo for easy use of gate as an inverter Standard symmetrical output characteristics 100% tested for quiescent current at 20 V Maximum input current of 1 文件:896.17 Kbytes 頁(yè)數(shù):20 Pages | TI 德州儀器 | TI | ||
絲?。?a target="_blank" title="Marking" href="/cm572ub/marking.html">CM572UB;Package:TSSOP;CMOS Hex Gate Features: Pin 7 NOR input positioned adjacent to Vss for easy use of gate as an inverter Pin 15 NAND input positioned adjacent to Voo for easy use of gate as an inverter Standard symmetrical output characteristics 100% tested for quiescent current at 20 V Maximum input current of 1 文件:896.17 Kbytes 頁(yè)數(shù):20 Pages | TI 德州儀器 | TI |
技術(shù)參數(shù)
- Supply voltage (Min):
3
- Supply voltage (Max) (V):
18
- Number of channels (#):
6
- Inputs per channel:
2
- IOL (Max) (mA):
6.8
- IOH (Max) (mA):
-6.8
- Input type:
Standard CMOS
- Output type:
Push-Pull
- Features:
Standard speed (tpd > 50ns)
- Data rate (Max) (Mbps):
16
- Rating:
Catalog
- Operating temperature range (C):
-55 to 125
| 供應(yīng)商 | 型號(hào) | 品牌 | 批號(hào) | 封裝 | 庫(kù)存 | 備注 | 價(jià)格 |
|---|---|---|---|---|---|---|---|
TI德州儀器 |
22+ |
24000 |
原裝正品現(xiàn)貨,實(shí)單可談,量大價(jià)優(yōu) |
詢價(jià) | |||
TI |
2025+ |
SOP16 |
3750 |
全新原廠原裝產(chǎn)品、公司現(xiàn)貨銷售 |
詢價(jià) | ||
TI |
24+ |
SO-16 |
5650 |
公司原廠原裝現(xiàn)貨假一罰十!特價(jià)出售!強(qiáng)勢(shì)庫(kù)存! |
詢價(jià) | ||
24+ |
DIP |
53 |
詢價(jià) | ||||
TI |
16+ |
原廠封裝 |
10000 |
全新原裝正品,代理優(yōu)勢(shì)渠道供應(yīng),歡迎來電咨詢 |
詢價(jià) | ||
TI |
三年內(nèi) |
1983 |
只做原裝正品 |
詢價(jià) | |||
HAR |
91 |
DIP |
490 |
原裝正品 |
詢價(jià) | ||
TI |
23+ |
16-DIP |
65600 |
詢價(jià) | |||
TI/德州儀器 |
20+ |
NA |
53650 |
TI原裝主營(yíng)-可開原型號(hào)增稅票 |
詢價(jià) | ||
TI |
25+ |
DIP |
30000 |
代理全新原裝現(xiàn)貨,價(jià)格優(yōu)勢(shì) |
詢價(jià) |
相關(guān)規(guī)格書
更多- COS5532
- NE5532
- NE5532
- NE5532
- NE5532
- NE5532A
- NE5532-TD
- NE5532NB
- MAX232
- MAX232
- MAX232
- MAX232A
- MAX2323
- MAX2326
- MAX2327
- MAX232E
- MAX232E
- MAX232ESE
- NE5533
- SI7970DP
- SI7958DP
- SI7913DN
- SI7942DP
- SI7911DN
- SI7900EDN
- SI7922DN
- SI7946DP
- SI7945DP
- SI7921DN
- SI7905DN
- SI7938DP
- SI7925DN
- SI7948DP
- SI7946ADP
- SE1
- PI7C8150B
- PI7C8150DNDE
- PERICOMPI7C8150
- WNS40H100C
- WNS40H100CB
- TD62308
- TD62308APG
- TD62308AFG
- GRM21BR71H104JA11#
- TL074
相關(guān)庫(kù)存
更多- NE5532
- NE5532
- NE5532
- NE5532
- NE5532
- NE5532A
- NE5532A
- UNE5532
- MAX232
- MAX232
- MAX232E
- MAX2325
- MAX2324
- MAX2321
- MAX2322
- MAX2320
- MAX232E-TD
- MAX232CPE
- SI7964DP
- SI7909DN
- SI7941DP
- SI7901EDN
- SI7940DP
- SI7956DP
- SI7980DP
- SI7902EDN
- SI7998DP
- SI7960DP
- SI7943DP
- SI7991DP
- SI7923DN
- SI7983DP
- SI7973DP
- SI7949DP
- SPC5605BF1MLQ6
- PI7C8150A
- PI7C8150DMAE
- XRCGB25M000F3N00R0
- WNS40H100CG
- MPC8540PX833LC
- TD62308BFG
- TD62308BP1G
- TD62308BF
- TL074
- TL074

