CMOS Dual Up-Counters

Features: Medium-speed operation — 6-MHz typical clock frequency st 10 V, = Positive- or negative-edge triggering m Synchronous internal carry propagation . 100% tested for quiescent current at 20 V & Maximum input current of 1 uA at 18 V ‘over full package-temperature range; 100 nAat

文件：986.41 Kbytes 頁數(shù)：22 Pages

TI

德州儀器

Cmos Dual Up-Counters

文件：1.21431 Mbytes 頁數(shù)：18 Pages

TI

德州儀器

CMOS 雙路 BCD 加法計數(shù)器

CD4518 Dual BCD Up-Counter and CD4520 Dual Binary Up-Counter each consist of two identical, internally synchronous 4-stage counters. The counter stages are D-type flip-flops having interchangeable CLOCK and ENABLE lines for incrementing on either the positive-going or negative-going transition. For ? Medium-speed operation - ???6-MHz typical clock frequency at 10 V\n? Synchronous internal carry propagation\n? Maximum input current of 1 μA at 18 V over full package-temperature range; 100 nA at 18 V and 25°C\n? 1 V at VDD = 5 V\n? 2.5 V at VDD = 15 V\n? 5-V, 10-V, and 15-V parametric ratings\n? ;

TI

德州儀器

CMOS Dual Up Counters

Description CD4518BMS Dual BCD Up Counter and CD4520BMS Dual Binary Up Counter each consist of two identical, internally synchronous 4-stage counters. The counter stages are D-type flip-flops having interchangeable CLOCK and ENABLE lines for incrementing on either the positive-going or negative-g

文件：112.68 Kbytes 頁數(shù)：10 Pages

INTERSIL

CMOS DUAL UP-COUNTERS

文件：248.7 Kbytes 頁數(shù)：13 Pages

TI

德州儀器

CMOS Dual Up-Counters

文件：1.19804 Mbytes 頁數(shù)：19 Pages

TI

德州儀器