<strong id="5lvfi"><dl id="5lvfi"></dl></strong>

      • <tfoot id="5lvfi"><menuitem id="5lvfi"></menuitem></tfoot>
        <th id="5lvfi"><progress id="5lvfi"></progress></th>
          <strong id="5lvfi"><form id="5lvfi"></form></strong>
          <strong id="5lvfi"><form id="5lvfi"></form></strong>
        1. <del id="5lvfi"></del>
          型號(hào)下載 訂購(gòu)功能描述制造商 上傳企業(yè)LOGO

          CD4023BF

          絲印:CD4023BF;Package:CDIP;CMOS NAND GATES

          Features: Propagation delay time = 60 ns (typ.) at CL =50 pF, Vpp = 10V = Buffered inputs and outputs = Standardized symmetrical output characteristics Maximum input current of 1 uA at 18 V over full package temperature range; 100 nA at 18 V and 25°C = 100% tested for quiescent curre

          文件:1.0201 Mbytes 頁(yè)數(shù):23 Pages

          TI

          德州儀器

          CD4023BF.A

          絲?。?strong>CD4023BF;Package:CDIP;CMOS NAND GATES

          Features: Propagation delay time = 60 ns (typ.) at CL =50 pF, Vpp = 10V = Buffered inputs and outputs = Standardized symmetrical output characteristics Maximum input current of 1 uA at 18 V over full package temperature range; 100 nA at 18 V and 25°C = 100% tested for quiescent curre

          文件:1.0201 Mbytes 頁(yè)數(shù):23 Pages

          TI

          德州儀器

          CD4023BF3A

          絲印:CD4023BF3A;Package:CDIP;CMOS NAND GATES

          Features: Propagation delay time = 60 ns (typ.) at CL =50 pF, Vpp = 10V = Buffered inputs and outputs = Standardized symmetrical output characteristics Maximum input current of 1 uA at 18 V over full package temperature range; 100 nA at 18 V and 25°C = 100% tested for quiescent curre

          文件:1.0201 Mbytes 頁(yè)數(shù):23 Pages

          TI

          德州儀器

          CD4023BF3A.A

          絲?。?a target="_blank" title="Marking" href="/cd4023bf3a/marking.html">CD4023BF3A;Package:CDIP;CMOS NAND GATES

          Features: Propagation delay time = 60 ns (typ.) at CL =50 pF, Vpp = 10V = Buffered inputs and outputs = Standardized symmetrical output characteristics Maximum input current of 1 uA at 18 V over full package temperature range; 100 nA at 18 V and 25°C = 100% tested for quiescent curre

          文件:1.0201 Mbytes 頁(yè)數(shù):23 Pages

          TI

          德州儀器

          CD4023BF

          絲?。?strong>CD4023BF;Package:CDIP;CMOS NAND GATES

          Features: Propagation delay time = 60 ns (typ.) at CL =50 pF, Vpp = 10V = Buffered inputs and outputs = Standardized symmetrical output characteristics Maximum input current of 1 uA at 18 V over full package temperature range; 100 nA at 18 V and 25°C = 100% tested for quiescent curre

          文件:1.0201 Mbytes 頁(yè)數(shù):23 Pages

          TI

          德州儀器

          CD4023BF.A

          絲?。?strong>CD4023BF;Package:CDIP;CMOS NAND GATES

          Features: Propagation delay time = 60 ns (typ.) at CL =50 pF, Vpp = 10V = Buffered inputs and outputs = Standardized symmetrical output characteristics Maximum input current of 1 uA at 18 V over full package temperature range; 100 nA at 18 V and 25°C = 100% tested for quiescent curre

          文件:1.0201 Mbytes 頁(yè)數(shù):23 Pages

          TI

          德州儀器

          CD4023BF3A

          絲?。?a target="_blank" title="Marking" href="/cd4023bf3a/marking.html">CD4023BF3A;Package:CDIP;CMOS NAND GATES

          Features: Propagation delay time = 60 ns (typ.) at CL =50 pF, Vpp = 10V = Buffered inputs and outputs = Standardized symmetrical output characteristics Maximum input current of 1 uA at 18 V over full package temperature range; 100 nA at 18 V and 25°C = 100% tested for quiescent curre

          文件:1.0201 Mbytes 頁(yè)數(shù):23 Pages

          TI

          德州儀器

          CD4023BF3A.A

          絲印:CD4023BF3A;Package:CDIP;CMOS NAND GATES

          Features: Propagation delay time = 60 ns (typ.) at CL =50 pF, Vpp = 10V = Buffered inputs and outputs = Standardized symmetrical output characteristics Maximum input current of 1 uA at 18 V over full package temperature range; 100 nA at 18 V and 25°C = 100% tested for quiescent curre

          文件:1.0201 Mbytes 頁(yè)數(shù):23 Pages

          TI

          德州儀器

          CD4023BF

          The CD4011B, CD4012B, and CD4023B types are supplied in 14-lead hermetic dual-in-line ceramic packages

          文件:523.01 Kbytes 頁(yè)數(shù):12 Pages

          TI

          德州儀器

          CD4023BF

          CMOS NAND GATES

          文件:1.29026 Mbytes 頁(yè)數(shù):20 Pages

          TI

          德州儀器

          供應(yīng)商型號(hào)品牌批號(hào)封裝庫(kù)存備注價(jià)格
          TI
          25+
          CDIP
          8880
          原裝認(rèn)準(zhǔn)芯澤盛世!
          詢價(jià)
          TI/德州儀器
          24+
          CDIP
          1500
          只供應(yīng)原裝正品 歡迎詢價(jià)
          詢價(jià)
          TI
          23+
          CDIP
          5000
          全新原裝,支持實(shí)單,非誠(chéng)勿擾
          詢價(jià)
          TI
          23+
          CDIP
          3200
          公司只做原裝,可來(lái)電咨詢
          詢價(jià)
          TI
          24+
          CDIP
          18000
          原裝正品 有掛有貨 假一賠十
          詢價(jià)
          TI
          2511
          CDIP
          3200
          電子元器件采購(gòu)降本 30%!原廠直采,砍掉中間差價(jià)
          詢價(jià)
          TI
          23+
          NA
          20000
          詢價(jià)
          TI
          22+
          5000
          只做原裝鄙視假貨15118075546
          詢價(jià)
          TI
          24+
          40000
          詢價(jià)
          TI
          DIP
          1000
          正品原裝--自家現(xiàn)貨-實(shí)單可談
          詢價(jià)
          更多CD4023BF供應(yīng)商 更新時(shí)間2026-1-17 10:01:00
            <strong id="5lvfi"><dl id="5lvfi"></dl></strong>

              • <tfoot id="5lvfi"><menuitem id="5lvfi"></menuitem></tfoot>
                <th id="5lvfi"><progress id="5lvfi"></progress></th>
                  <strong id="5lvfi"><form id="5lvfi"></form></strong>
                  <strong id="5lvfi"><form id="5lvfi"></form></strong>
                1. <del id="5lvfi"></del>
                  爆操美女视频 | 丰满人妻一区二区三区免费 | 日韩女人精品视频在线免费 | 亚洲婷婷丁香五月 | 先锋影音成人在线 |