<thead id="6dxzi"><s id="6dxzi"></s></thead>

    <strike id="6dxzi"><object id="6dxzi"><label id="6dxzi"></label></object></strike>

      <track id="6dxzi"><b id="6dxzi"></b></track>
    <th id="6dxzi"><input id="6dxzi"></input></th>

    <i id="6dxzi"><nobr id="6dxzi"></nobr></i>

    首頁(yè) >BT168>規(guī)格書(shū)列表

    型號(hào)下載 訂購(gòu)功能描述制造商 上傳企業(yè)LOGO

    BT168

    Thyristors logic level for RCD/ GFI/ LCCB applications

    GENERAL DESCRIPTION Glass passivated, sensitive gate thyristors in a plastic envelope, intended for use in Residual Current Devices/ Ground Fault Interrupters/Leakage Current Circuit Breakers (RCD/ GFI/ LCCB) applications where a minimum IGTlimit is needed. These devices may be interfaced direc

    文件:43 Kbytes 頁(yè)數(shù):6 Pages

    PHI

    PHI

    PHI

    BT168

    Thyristors logic level for RCD/ GFI/ LCCB applications

    恩XP

    恩XP

    BT16821ADGG

    20-bit bus-interface D-type flip-flop; positive-edge trigger 3-State

    DESCRIPTION The 74ABT16821A high-performance BiCMOS device combines low static and dynamic power dissipation with high speed and high output drive. FEATURES ? 20-bit positive-edge triggered register ? Multiple VCC and GND pins minimize switching noise ? Live insertion/extraction permitte

    文件:80.77 Kbytes 頁(yè)數(shù):10 Pages

    PHI

    PHI

    PHI

    BT16821ADL

    20-bit bus-interface D-type flip-flop; positive-edge trigger 3-State

    DESCRIPTION The 74ABT16821A high-performance BiCMOS device combines low static and dynamic power dissipation with high speed and high output drive. FEATURES ? 20-bit positive-edge triggered register ? Multiple VCC and GND pins minimize switching noise ? Live insertion/extraction permitte

    文件:80.77 Kbytes 頁(yè)數(shù):10 Pages

    PHI

    PHI

    PHI

    BT16823ADGG

    18-bit bus interface D-type flip-flop with reset and enable 3-State

    DESCRIPTION The 74ABT16823A 18-bit bus interface register is designed to eliminate the extra packages required to buffer existing registers and provide extra data width for wider data/address paths of buses carrying parity. FEATURES ? Two sets of high speed parallel registers with positive edge

    文件:86.11 Kbytes 頁(yè)數(shù):12 Pages

    PHI

    PHI

    PHI

    BT16823ADL

    18-bit bus interface D-type flip-flop with reset and enable 3-State

    DESCRIPTION The 74ABT16823A 18-bit bus interface register is designed to eliminate the extra packages required to buffer existing registers and provide extra data width for wider data/address paths of buses carrying parity. FEATURES ? Two sets of high speed parallel registers with positive edge

    文件:86.11 Kbytes 頁(yè)數(shù):12 Pages

    PHI

    PHI

    PHI

    BT16827ADGG

    20-bit buffer/line driver, non-inverting 3-State

    DESCRIPTION The 74ABT16827A high-performance BiCMOS device combines low static and dynamic power dissipation with high speed and high output drive. FEATURES ? Multiple VCC and GND pins minimize switching noise ? Live insertion/extraction permitted ? 3-State output buffers ? Power-up 3-S

    文件:73.93 Kbytes 頁(yè)數(shù):10 Pages

    PHI

    PHI

    PHI

    BT16827ADL

    20-bit buffer/line driver, non-inverting 3-State

    DESCRIPTION The 74ABT16827A high-performance BiCMOS device combines low static and dynamic power dissipation with high speed and high output drive. FEATURES ? Multiple VCC and GND pins minimize switching noise ? Live insertion/extraction permitted ? 3-State output buffers ? Power-up 3-S

    文件:73.93 Kbytes 頁(yè)數(shù):10 Pages

    PHI

    PHI

    PHI

    BT16841ADGG

    20-bit bus interface latch 3-State

    DESCRIPTION The 74ABT16841A Bus interface latch is designed to provide extra data width for wider data/address paths of buses carrying parity. FEATURES ? High speed parallel latches ? Live insertion/extraction permitted ? Extra data width for wide address/data paths or buses carrying parity

    文件:82.19 Kbytes 頁(yè)數(shù):10 Pages

    PHI

    PHI

    PHI

    BT16841ADL

    20-bit bus interface latch 3-State

    DESCRIPTION The 74ABT16841A Bus interface latch is designed to provide extra data width for wider data/address paths of buses carrying parity. FEATURES ? High speed parallel latches ? Live insertion/extraction permitted ? Extra data width for wide address/data paths or buses carrying parity

    文件:82.19 Kbytes 頁(yè)數(shù):10 Pages

    PHI

    PHI

    PHI

    技術(shù)參數(shù)

    • Package name:

      TO-92

    • Product status:

      Production

    • VDRM [max]:

      500

    • VRRM [max]:

      500

    • IT(RMS) [max]:

      0.8

    • IGT [max]:

      0.2

    • ITSM [max] @ 50 Hz:

      8

    • Tj [max]:

      125

    供應(yīng)商型號(hào)品牌批號(hào)封裝庫(kù)存備注價(jià)格
    PHI
    23+
    2800
    正品原裝貨價(jià)格低
    詢價(jià)
    PHI
    24+
    TO-92
    6000
    只做原裝正品現(xiàn)貨 歡迎來(lái)電查詢15919825718
    詢價(jià)
    恩XP
    24+
    SOT-223TO-261
    115
    詢價(jià)
    恩XP
    25+
    SOT223
    3050
    百分百原裝正品 真實(shí)公司現(xiàn)貨庫(kù)存 本公司只做原裝 可
    詢價(jià)
    DISCRETE
    1000
    PH3
    43000
    詢價(jià)
    恩XP
    16+
    NA
    8800
    誠(chéng)信經(jīng)營(yíng)
    詢價(jià)
    恩XP
    24+
    N/A
    21322
    公司原廠原裝現(xiàn)貨假一罰十!特價(jià)出售!強(qiáng)勢(shì)庫(kù)存!
    詢價(jià)
    恩XP
    1651+
    SOT223
    7500
    只做原裝進(jìn)口,假一罰十
    詢價(jià)
    WeEnSemiconductorsCo./Lt
    24+
    NA
    3024
    進(jìn)口原裝正品優(yōu)勢(shì)供應(yīng)
    詢價(jià)
    恩XP
    17+
    NA
    9888
    全新原裝現(xiàn)貨
    詢價(jià)
    更多BT168供應(yīng)商 更新時(shí)間2026-1-22 10:31:00

    <thead id="6dxzi"><s id="6dxzi"></s></thead>

      <strike id="6dxzi"><object id="6dxzi"><label id="6dxzi"></label></object></strike>

        <track id="6dxzi"><b id="6dxzi"></b></track>
      <th id="6dxzi"><input id="6dxzi"></input></th>

      <i id="6dxzi"><nobr id="6dxzi"></nobr></i>
      日韩一级免费观看 | 亚洲AV无码乱码国产精品蜜芽 | 免费A片在线免费观看 | 亚洲天堂免费 | 天堂青草福利视频 | 九九精品一区二区三区四区 | 国产三级在线观看完整版 | 亚洲色图国产视频 | 日韩无码视频电影 | 99热在线观看6 |