Clock Synchronizer and Multiplier

General Description The AV9170 generates an output clock which is synchronized to a given continuous input clock with zero delay (±1ns at 5V VDD). Using ICS’s proprietary phaselocked loop (PLL) ana-log CMOS technology, the AV9170 is useful for regenerating clocks in high speed systems where skew

文件：190.27 Kbytes 頁(yè)數(shù)：12 Pages

IDT

Clock Synchronizer and Multiplier

Clock Synchronizer and Multiplier

文件：253.68 Kbytes 頁(yè)數(shù)：11 Pages

ICST

Clock Synchronizer and Multiplier

Renesas

瑞薩

Clock Synchronizer and Multiplier

Clock Synchronizer and Multiplier

文件：253.68 Kbytes 頁(yè)數(shù)：11 Pages

ICST

Clock Synchronizer and Multiplier

Clock Synchronizer and Multiplier

文件：253.68 Kbytes 頁(yè)數(shù)：11 Pages

ICST

Clock Multiplier

General Description The AV9170-07 is a PLL (Phase-Locked Loop) based frequency multiplier designed for use on Media Vision sound boards. This clock output is 4X the input clock, it is restricted to the output divider and the VCO range. The output frequency range is 1 to 12.5MHz, with an input r

文件：95.4 Kbytes 頁(yè)數(shù)：2 Pages

ICST

Clock Multiplier

General Description The AV9170-07 is a PLL (Phase-Locked Loop) based frequency multiplier designed for use on Media Vision sound boards. This clock output is 4X the input clock, it is restricted to the output divider and the VCO range. The output frequency range is 1 to 12.5MHz, with an input r

文件：95.4 Kbytes 頁(yè)數(shù)：2 Pages

ICST

Clock Multiplier

General Description The AV9170-07 is a PLL (Phase-Locked Loop) based frequency multiplier designed for use on Media Vision sound boards. This clock output is 4X the input clock, it is restricted to the output divider and the VCO range. The output frequency range is 1 to 12.5MHz, with an input r

文件：95.4 Kbytes 頁(yè)數(shù)：2 Pages

ICST

Clock Multiplier

General Description\nThe AV9170-07 is a PLL (Phase-Locked Loop) based frequency multiplier designed for use on Media Vision sound boards. This clock output is 4X the input clock, it is restricted to the output divider and the VCO range. The output frequency range is 1 to 12.5MHz, with an input range ? Single chip clock multiplier\n? Low output jitter\n? Low power CMOS technology\n? On-chip loop filter;

Renesas

瑞薩

Clock Synchronizer and Multiplier

Renesas

瑞薩