2.3 GHz to 2.7 GHz, Receiver Front End

GENERAL DESCRIPTION The ADRF5532 is an integrated RF, front-end multichip module designed for time division duplex (TDD) applications. The device operates from 2.3 GHz to 2.7 GHz. The ADRF5532 is configured with a low-noise amplifier (LNA) and a high-power, silicon, single pole double throw (

文件：688.08 Kbytes 頁(yè)數(shù)：11 Pages

AD

亞德諾

2.3 GHz to 2.7 GHz, Receiver Front End

The ADRF5532 is an integrated RF, front-end multichip moduledesigned for time division duplex (TDD) applications. The deviceoperates from 2.3 GHz to 2.7 GHz. The ADRF5532 is configuredwith a low-noise amplifier (LNA) and a high-power, silicon, singlepole double throw (SPDT) switch.\n\nIn the receive Integrated RF front end\n LNA and high-power silicon SPDT switch\n On-chip bias and matching\n Single-supply operation\nGain: 35.5 dB typical at 2.6 GHz\n Gain flatness: 0.2 dB at 25°C across 400 MHz bandwidth\n Low noise figure: 1.2 dB typical at 2.6 GHz\n Low insertion loss: 0.7 dB typical at 2.6 ;

ADI

亞德諾

2.3 GHz to 2.7 GHz, Receiver Front End

GENERAL DESCRIPTION The ADRF5532 is an integrated RF, front-end multichip module designed for time division duplex (TDD) applications. The device operates from 2.3 GHz to 2.7 GHz. The ADRF5532 is configured with a low-noise amplifier (LNA) and a high-power, silicon, single pole double throw (

文件：688.08 Kbytes 頁(yè)數(shù)：11 Pages

AD

亞德諾

2.3 GHz to 2.7 GHz, Receiver Front End

GENERAL DESCRIPTION The ADRF5532 is an integrated RF, front-end multichip module designed for time division duplex (TDD) applications. The device operates from 2.3 GHz to 2.7 GHz. The ADRF5532 is configured with a low-noise amplifier (LNA) and a high-power, silicon, single pole double throw (

文件：688.08 Kbytes 頁(yè)數(shù)：11 Pages

AD

亞德諾

2.3 GHz to 2.7 GHz, Receiver Front End

GENERAL DESCRIPTION The ADRF5532 is an integrated RF, front-end multichip module designed for time division duplex (TDD) applications. The device operates from 2.3 GHz to 2.7 GHz. The ADRF5532 is configured with a low-noise amplifier (LNA) and a high-power, silicon, single pole double throw (

文件：688.08 Kbytes 頁(yè)數(shù)：11 Pages

AD

亞德諾

2.3 GHz to 2.7 GHz, Receiver Front End

GENERAL DESCRIPTION The ADRF5532 is an integrated RF, front-end multichip module designed for time division duplex (TDD) applications. The device operates from 2.3 GHz to 2.7 GHz. The ADRF5532 is configured with a low-noise amplifier (LNA) and a high-power, silicon, single pole double throw (

文件：688.08 Kbytes 頁(yè)數(shù)：11 Pages

AD

亞德諾