LVDS and M-LVDS Circuit Implementation Guide

INTRODUCTION Low voltage differential signaling (LVDS) is a standard for communicating at high speed in point-to-point applications. Multipoint LVDS (M-LVDS) is a similar standard for multipoint applications. Both LVDS and M-LVDS use differential signaling, a two-wire communication method where r

文件：593.25 Kbytes 頁(yè)數(shù)：12 Pages

AD

亞德諾

Single, 3 V, CMOS, LVDS Differential Line Receiver

GENERAL DESCRIPTION The ADN4662 is a single, CMOS, low voltage differential signaling (LVDS) line receiver offering data rates of over 400 Mbps (200 MHz), and ultralow power consumption. It features a flow-through pinout for easy PCB layout and separation of input and output signals. The device

文件：220.72 Kbytes 頁(yè)數(shù)：12 Pages

AD

亞德諾

單通道、3 V、CMOS、LVDS差分線(xiàn)路接收器

ADN4662是一款單通道、CMOS、低壓差分信號(hào)(LVDS)線(xiàn)路接收器，提供400 Mbps (200 MHz)以上的數(shù)據(jù)速率，功耗超低。它采用直通式引腳排列，便于PCB布局以及輸入與輸出信號(hào)分離。\n\n????????????? 該器件接受低壓（典型值310 mV）差分輸入信號(hào)，并將其轉(zhuǎn)換為單端3 V TTL/ CMOS邏輯電平。ADN4662及其配套驅(qū)動(dòng)器ADN4661為高速點(diǎn)對(duì)點(diǎn)數(shù)據(jù)傳輸提供一種新的解決方案，可以代替射極耦合邏輯(ECL)或正射極耦合邏輯(PECL)，功耗則更低。 ? 輸入引腳提供±15 kV ESD保護(hù)\n? 轉(zhuǎn)換速率：400 Mbps (200 MHz)\n? 直通式引腳排列可簡(jiǎn)化PCB布局\n? 傳播延遲：2.5 ns（最大值）\n? 3.3 V 電源\n? 關(guān)斷時(shí)為高阻抗輸出\n? 與現(xiàn)有5 V LVDS驅(qū)動(dòng)器兼容\n? 接受小擺幅（典型值310 mV）差分信號(hào)電平\n? 支持開(kāi)路、短路和端接輸入故障安全功能\n? 閾值區(qū)間：0 V至?100 mV\n? 符合TIA/EIA-644 LVDS標(biāo)準(zhǔn)\n? 工業(yè)溫度范圍：?40°C至+85°C;

ADI

亞德諾

Single, 3 V, CMOS, LVDS Differential Line Receiver

GENERAL DESCRIPTION The ADN4662 is a single, CMOS, low voltage differential signaling (LVDS) line receiver offering data rates of over 400 Mbps (200 MHz), and ultralow power consumption. It features a flow-through pinout for easy PCB layout and separation of input and output signals. The device

文件：220.72 Kbytes 頁(yè)數(shù)：12 Pages

AD

亞德諾

Single, 3 V, CMOS, LVDS Differential Line Receiver

GENERAL DESCRIPTION The ADN4662 is a single, CMOS, low voltage differential signaling (LVDS) line receiver offering data rates of over 400 Mbps (200 MHz), and ultralow power consumption. It features a flow-through pinout for easy PCB layout and separation of input and output signals. The device

文件：220.72 Kbytes 頁(yè)數(shù)：12 Pages

AD

亞德諾

Package：8-SOIC（0.154"，3.90mm 寬）；包裝：卷帶（TR）剪切帶（CT）Digi-Reel? 得捷定制卷帶 類(lèi)別：集成電路（IC） 驅(qū)動(dòng)器，接收器，收發(fā)器 描述：IC RECEIVER 0/1 8SOIC

AD

亞德諾

Package：8-SOIC（0.154"，3.90mm 寬）；包裝：管件 類(lèi)別：集成電路（IC） 驅(qū)動(dòng)器，接收器，收發(fā)器 描述：IC RECEIVER 0/1 8SOIC

AD

亞德諾