800 MHz Clock Distribution IC,1.5 GHz Inputs, Dividers, Delay Adjust, Five Outputs

GENERAL DESCRIPTION The AD9512 provides a multi-output clock distribution in a design that emphasizes low jitter and low phase noise to maximize data converter performance. Other applications with demanding phase noise and jitter requirements can also benefit from this part. There are five indep

文件：125.29 Kbytes 頁數(shù)：2 Pages

AD

亞德諾

1.2 GHz Clock Distribution IC, 1.6 GHz Inputs, Dividers, Delay Adjust, Five Outputs

GENERAL DESCRIPTION The AD9512 provides a multi-output clock distribution in a design that emphasizes low jitter and low phase noise to maximize data converter performance. Other applications with demanding phase noise and jitter requirements can also benefit from this part. There are five indep

文件：967.31 Kbytes 頁數(shù)：48 Pages

AD

亞德諾

1.2 GHz時(shí)鐘分配IC、2路1.6 GHz輸入、分頻器、延遲調(diào)整、5路輸出

AD9512提供多路輸出時(shí)鐘分配功能，輸入信號最高可達(dá)1.6 GHz。它具有低抖動(dòng)和低相位噪聲特性，能夠極大地提升數(shù)據(jù)轉(zhuǎn)換器的時(shí)鐘性能。\n\n 3路獨(dú)立的LVPECL時(shí)鐘輸出和2路LVDS時(shí)鐘輸出工作頻率分別為1.2 GHz和800 MHz?？蛇x的CMOS時(shí)鐘輸出工作頻率為250 MHz。每路輸出都有一個(gè)可編程分頻器，可以旁路該分頻器或者設(shè)置最高32的整數(shù)分頻比。\n\n 用戶可以通過各分頻器改變一路時(shí)鐘輸出相對于其它時(shí)鐘輸出的相位，這種相位選擇功能可用于時(shí)序粗調(diào)。1路輸出還提供可編程延遲特性，具有最長10 ns的用戶可選滿量程延遲值。該精調(diào)延遲模塊通過一個(gè)5位字進(jìn)行編程 ? 兩路1.6 GHz差分時(shí)鐘輸入\n\n? 5個(gè)可編程分頻器，1至32整數(shù)分頻比\n\n? 用于輸出到輸出延遲粗調(diào)的相位選擇\n\n? 3路獨(dú)立的1.2 GHz LVPECL輸出\n加性輸出抖動(dòng)：225 fs均方根值\n\n? 2路獨(dú)立的800 MHz/250 MHz LVDS/CMOS輸出\n加性輸出抖動(dòng)：275 fs均方根值\n1路輸出提供延遲精調(diào)，5位延遲字\n\n? 4線式或3線式串行控制端口\n\n? 節(jié)省空間的48引腳LFCSP封裝\n\n\nAD9512-EP支持防務(wù)和航空航天應(yīng)用（AQEC標(biāo)準(zhǔn)）\n? 下載 AD9512-EP 數(shù)據(jù)手冊 (pdf)\n\n? 軍用溫度范圍\n;

ADI

亞德諾

1.2 GHz Clock Distribution IC, 1.6 GHz Inputs, Dividers, Delay Adjust, Five Outputs

GENERAL DESCRIPTION The AD9512 provides a multi-output clock distribution in a design that emphasizes low jitter and low phase noise to maximize data converter performance. Other applications with demanding phase noise and jitter requirements can also benefit from this part. There are five indep

文件：967.31 Kbytes 頁數(shù)：48 Pages

AD

亞德諾

1.2 GHz Clock Distribution IC, 1.6 GHz Inputs, Dividers, Delay Adjust, Five Outputs

GENERAL DESCRIPTION The AD9512 provides a multi-output clock distribution in a design that emphasizes low jitter and low phase noise to maximize data converter performance. Other applications with demanding phase noise and jitter requirements can also benefit from this part. There are five indep

文件：967.31 Kbytes 頁數(shù)：48 Pages

AD

亞德諾

1.2 GHz Clock Distribution IC, 1.6 GHz Inputs, Dividers, Five Outputs

GENERAL DESCRIPTION The AD9512-EP provides a multi-output clock distribution in a design that emphasizes low jitter and low phase noise to maximize data converter performance. Other applications with demanding phase noise and jitter requirements can also benefit from this part. There are fiv

文件：326.02 Kbytes 頁數(shù)：20 Pages

AD

亞德諾

1.2 GHz Clock Distribution IC, 1.6 GHz Inputs, Dividers, Delay Adjust, Five Outputs

GENERAL DESCRIPTION The AD9512 provides a multi-output clock distribution in a design that emphasizes low jitter and low phase noise to maximize data converter performance. Other applications with demanding phase noise and jitter requirements can also benefit from this part. There are five indep

文件：967.31 Kbytes 頁數(shù)：48 Pages

AD

亞德諾

1.2 GHz Clock Distribution IC, 1.6 GHz Inputs, Dividers, Five Outputs

GENERAL DESCRIPTION The AD9512-EP provides a multi-output clock distribution in a design that emphasizes low jitter and low phase noise to maximize data converter performance. Other applications with demanding phase noise and jitter requirements can also benefit from this part. There are fiv

文件：326.02 Kbytes 頁數(shù)：20 Pages

AD

亞德諾

1.2 GHz Clock Distribution IC, 1.6 GHz Inputs, Dividers, Five Outputs

GENERAL DESCRIPTION The AD9512-EP provides a multi-output clock distribution in a design that emphasizes low jitter and low phase noise to maximize data converter performance. Other applications with demanding phase noise and jitter requirements can also benefit from this part. There are fiv

文件：326.02 Kbytes 頁數(shù)：20 Pages

AD

亞德諾

Package：48-VFQFN 裸露焊盤，CSP；包裝：卷帶（TR）剪切帶（CT）Digi-Reel? 得捷定制卷帶 類別：集成電路（IC） 時(shí)鐘緩沖器，驅(qū)動(dòng)器 描述：IC CLK BUFFER 2:5 1.2GHZ 48LFCSP

AD

亞德諾