16-bit, 1 MSPS PulSAR ADC in MSOP/QFN

GENERAL DESCRIPTION The AD79801 is a 16-bit, successive approximation, analog-to-digital converter (ADC) that operates from a single power supply, VDD. It contains a low power, high speed, 16-bit sampling ADC and a versatile serial interface port. On the CNV rising edge, it samples an analog inpu

文件：1.9876 Mbytes 頁數(shù)：22 Pages

AD

亞德諾

16-Bit Lower Power

GENERAL DESCRIPTION The AD7988-1/AD7988-5 are 16-bit, successive approximation, analog-to-digital converters (ADC) that operate from a single power supply, VDD. The AD7988-1 offers a 100 kSPS throughput, and the AD7988-5 offers a 500 kSPS throughput. They are low power, 16-bit sampling ADCs wit

文件：469.9 Kbytes 頁數(shù)：24 Pages

AD

亞德諾

18-Bit, 5 MSPS PulSAR Differential ADC

GENERAL DESCRIPTION The AD7960 is an 18-bit, 5 MSPS, charge redistribution successive approximation (SAR), analog-to-digital converter (ADC). The SAR architecture allows unmatched performance both in noise and in linearity. The AD7960 contains a low power, high speed, 18-bit sampling ADC, an inte

文件：814.69 Kbytes 頁數(shù)：24 Pages

AD

亞德諾

16-Bit, 100 kSPS PulSAR, Differential ADC in MSOP

GENERAL DESCRIPTION The AD7684 is a 16-bit, charge redistribution, successive approximation, PulSAR? analog-to-digital converter (ADC) that operates from a single power supply, VDD, between 2.7 V to 5.5 V. It contains a low power, high speed, 16-bit sampling ADC with no missing codes, an internal

文件：421.15 Kbytes 頁數(shù)：16 Pages

AD

亞德諾

Dual Differential 16-Bit, 1 MSPS PulSAR ADC 12.0 mW in QSOP

GENERAL DESCRIPTION The AD7903 is a dual 16-bit, successive approximation, analog to-digital converter (ADC) that operates from a single power supply, VDDx, per ADC. It contains two low power, high speed, 16-bit sampling ADCs and a versatile serial port interface (SPI). On the CNVx rising edge, t

文件：1.23078 Mbytes 頁數(shù)：29 Pages

AD

亞德諾

16-Bit, 6 MSPS, PulSAR Differential ADC

GENERAL DESCRIPTION The AD7625 is a 16-bit, 6 MSPS, charge redistribution successive approximation register (SAR) based architecture analog-to-digital converter (ADC). SAR architecture allows unmatched performance both in noise (93 dB SNR) and in linearity (1 LSB). The AD7625 contains a high spee

文件：673.11 Kbytes 頁數(shù)：24 Pages

AD

亞德諾

16-Bit, 500 kSPS PulSAR ADC in MSOP/QFN

GENERAL DESCRIPTION The AD7686 is a 16-bit, charge redistribution, successive approximation, analog-to-digital converter (ADC) that operates from a single 5 V power supply, VDD. It contains a low power, high speed, 16-bit sampling ADC with no missing codes, an internal conversion clock, and a ver

文件：611.24 Kbytes 頁數(shù)：28 Pages

AD

亞德諾

0.2 μV/°C Offset Drift, 105 MHz, Low Power, Multimode, Rail-to-Rail Amplifier

FEATURES Ultralow supply current Full power mode: 500 μA Sleep mode: 74 μA Shutdown mode: 2.9 μA Dynamic power scaling Turn-on time from shutdown mode: 1.5 μs Turn-on time from sleep mode: 0.45 μs High speed performance with dc precision Input offset voltage: 125 μV maximum Input offset

文件：719.14 Kbytes 頁數(shù)：24 Pages

AD

亞德諾

0.4 關(guān)V/?C Offset Drift, 105 MHz Low Power, Low Noise, Rail-to-Rail Amplifier

文件：233.32 Kbytes 頁數(shù)：9 Pages

AD

亞德諾

16-Bit, 1 MSPS, PulSAR ADC in MSOP/LFCSP

文件：772.54 Kbytes 頁數(shù)：28 Pages

AD

亞德諾