Low Power, 16-Bit Buffered Sigma-Delta ADC

GENERAL DESCRIPTION The AD7790 is a low power, complete analog front end for low frequency measurement applications. It contains a low noise 16-bit ∑-Δ ADC with one differential input that can be buffered or unbuffered along with a digital PGA, which allows gains of 1, 2, 4, and 8. FEATURE

文件：299.81 Kbytes 頁(yè)數(shù)：20 Pages

AD

亞德諾

Devices Connected

文件：223.4 Kbytes 頁(yè)數(shù)：5 Pages

AD

亞德諾

Low Power, 16-Bit Buffered Sigma-Delta ADC

文件：466.82 Kbytes 頁(yè)數(shù)：21 Pages

AD

亞德諾

16位、單通道、超低功耗Σ-Δ型ADC

AD7790/AD7791均為適合低頻測(cè)量應(yīng)用的低功耗、完整模擬前端。采用3 V電源時(shí)，二者的典型功耗為65 μA；采用5 V電源、禁用緩沖時(shí)，典型功耗為75 μA。AD7791內(nèi)置一個(gè)24位Σ-Δ型ADC，其中含有一個(gè)可緩沖或無(wú)緩沖差分輸入。AD7790是AD7791的16位版本。AD7790在默認(rèn)輸出數(shù)據(jù)速率為16.6 Hz時(shí)具有16位峰－峰值分辨率，而AD7789在此輸出數(shù)據(jù)速率時(shí)則具有19位峰－峰值分辨率，相當(dāng)于21.5位有效分辨率。\n\n AD7790采用內(nèi)部時(shí)鐘工作，因此，用戶不必為其提供時(shí)鐘源。輸出數(shù)據(jù)速率可通過(guò)軟件編程設(shè)置，可在9.5 Hz至120 Hz的范圍內(nèi)變化 ? 電源：\n- 工作電壓：2.5 V至5.25 V\n- 正常模式：最大75 μA\n- 省電模式：最大1 μA\n\n? 均方根（RMS）噪聲：1.1 μV\n（9.5 Hz更新速率時(shí)）\n\n? 16位峰－峰值分辨率\n\n? 積分非線性：3.5 ppm（典型值）\n\n? 50 Hz和60 Hz同時(shí)抑制;

ADI

亞德諾

Low Power, 16-Bit Buffered Sigma-Delta ADC

GENERAL DESCRIPTION The AD7790 is a low power, complete analog front end for low frequency measurement applications. It contains a low noise 16-bit ∑-Δ ADC with one differential input that can be buffered or unbuffered along with a digital PGA, which allows gains of 1, 2, 4, and 8. FEATURE

文件：299.81 Kbytes 頁(yè)數(shù)：20 Pages

AD

亞德諾

Low Power, 16-Bit Buffered Sigma-Delta ADC

GENERAL DESCRIPTION The AD7790 is a low power, complete analog front end for low frequency measurement applications. It contains a low noise 16-bit ∑-Δ ADC with one differential input that can be buffered or unbuffered along with a digital PGA, which allows gains of 1, 2, 4, and 8. FEATURE

文件：299.81 Kbytes 頁(yè)數(shù)：20 Pages

AD

亞德諾

Low Power, 16-Bit Buffered Sigma-Delta ADC

GENERAL DESCRIPTION The AD7790 is a low power, complete analog front end for low frequency measurement applications. It contains a low noise 16-bit ∑-Δ ADC with one differential input that can be buffered or unbuffered along with a digital PGA, which allows gains of 1, 2, 4, and 8. FEATURE

文件：415.33 Kbytes 頁(yè)數(shù)：20 Pages

AD

亞德諾

Low Power, 16-Bit Buffered Sigma-Delta ADC

GENERAL DESCRIPTION The AD7790 is a low power, complete analog front end for low frequency measurement applications. It contains a low noise 16-bit ∑-Δ ADC with one differential input that can be buffered or unbuffered along with a digital PGA, which allows gains of 1, 2, 4, and 8. FEATURE

文件：415.33 Kbytes 頁(yè)數(shù)：20 Pages

AD

亞德諾

Low Power, 16-Bit Buffered Sigma-Delta ADC

GENERAL DESCRIPTION The AD7790 is a low power, complete analog front end for low frequency measurement applications. It contains a low noise 16-bit ∑-Δ ADC with one differential input that can be buffered or unbuffered along with a digital PGA, which allows gains of 1, 2, 4, and 8. FEATURE

文件：299.81 Kbytes 頁(yè)數(shù)：20 Pages

AD

亞德諾

Low Power, 16-Bit Buffered Sigma-Delta ADC

GENERAL DESCRIPTION The AD7790 is a low power, complete analog front end for low frequency measurement applications. It contains a low noise 16-bit ∑-Δ ADC with one differential input that can be buffered or unbuffered along with a digital PGA, which allows gains of 1, 2, 4, and 8. FEATURE

文件：415.33 Kbytes 頁(yè)數(shù)：20 Pages

AD

亞德諾