Real-Time Analog Computational Unit ACU

GENERAL DESCRIPTION The AD538 is a monolithic real-time computational circuit that provides precision analog multiplication, division, and exponentiation. The combination of low input and output offset voltages and excellent linearity results in accurate computation over an unusually wide input d

文件：167.36 Kbytes 頁數(shù)：11 Pages

AD

亞德諾

Real-Time Analog Computational Unit (ACU)

GENERAL DESCRIPTION The AD538 is a monolithic real-time computational circuit that provides precision analog multiplication, division, and exponentiation. The combination of low input and output offset voltages and excellent linearity results in accurate computation over an unusually wide input d

文件：511.05 Kbytes 頁數(shù)：17 Pages

AD

亞德諾

Real-Time Analog Computational Unit (ACU)

FEATURES VO = VY(VZ/VX)m transfer function Wide dynamic range (denominator) ?1000:1 Simultaneous multiplication and division Resistor-programmable powers and roots No external trims required Low input offsets

文件：349.54 Kbytes 頁數(shù)：16 Pages

AD

亞德諾

實時模擬計算單元(ACU)

AD538是一款單芯片實時計算電路，提供精密模擬乘法、除法和指數(shù)運算功能。它具有低輸入和輸出失調(diào)電壓及出色的線性度，可以在非常寬的輸入動態(tài)范圍內(nèi)執(zhí)行精確運算。激光晶圓調(diào)整使得乘法和除法誤差低至讀數(shù)的0.25%，而100 mV或更低的典型輸出失調(diào)電壓則提高了成品器件的整體性能。此外，400 kHz帶寬進一步增強了實時模擬信號處理性能。\n\n AD538的總傳遞函數(shù)為Vo=Vy(Vz/Vx)m。特定函數(shù)的編程通過引腳綁定進行。一象限（正輸入）乘法和除法無需外部元件，而二象限（雙極性分子）除法需要使用外部電平轉(zhuǎn)換和調(diào)整電阻。乘法和除法運算所需的比例因子可以通過片內(nèi)+2 V或+10 ? 傳遞函數(shù)：VOUT = VY (VZ / VX)m \n\n? 寬動態(tài)范圍（分母）：1000:1\n\n? 同時執(zhí)行乘法和除法運算\n\n? 可通過電阻編程的冪和根;

ADI

亞德諾

Real-Time Analog Computational Unit (ACU)

FEATURES VO = VY(VZ/VX)m transfer function Wide dynamic range (denominator) ?1000:1 Simultaneous multiplication and division Resistor-programmable powers and roots No external trims required Low input offsets

文件：349.54 Kbytes 頁數(shù)：16 Pages

AD

亞德諾

40-Channel, 3V/5V Single Supply, 14-Bit, Voltage-Output DAC

GENERAL DESCRIPTION The AD5380 is a complete, single-supply, 40-channel, 14-bit denseDAC? available in a 100-lead LQFP package. All 40 channels have an on-chip output amplifier with rail-to-rail operation. The AD5380 includes a programmable internal 1.25 V/2.5 V, 10 ppm/°C reference, an on-chip c

文件：975.77 Kbytes 頁數(shù)：34 Pages

AD

亞德諾

32-Channel, 3 V/5 V, Single-Supply, 14-Bit, Voltage Output DAC

GENERAL DESCRIPTION The AD5382 is a complete, single-supply, 32-channel, 14-bit denseDAC? available in a 100-lead LQFP package. All 32 channels have an on-chip output amplifier with rail-to-rail operation. The AD5382 includes an internal software-selectable 1.25 V/2.5 V, 10 ppm/°C reference, an o

文件：616.29 Kbytes 頁數(shù)：40 Pages

AD

亞德諾

40-Channel, 3V/5V Single Supply, 14-Bit, Voltage-Output DAC

GENERAL DESCRIPTION The AD5380 is a complete, single-supply, 40-channel, 14-bit denseDAC? available in a 100-lead LQFP package. All 40 channels have an on-chip output amplifier with rail-to-rail operation. The AD5380 includes a programmable internal 1.25 V/2.5 V, 10 ppm/°C reference, an on-chip c

文件：975.77 Kbytes 頁數(shù)：34 Pages

AD

亞德諾

32-Channel, 14-Bit, Parallel and Serial Input, Bipolar Voltage Output DAC

GENERAL DESCRIPTION The AD5378 contains 32 14-bit DACs in one CSPBGA package. The AD5378 provides a bipolar output range determined by the voltages applied to the VREF(+) and VREF(?) inputs. The maximum output voltage span is 17.5 V, corresponding to a bipolar output range of ?8.75 V to +8.75 V,

文件：766.67 Kbytes 頁數(shù)：28 Pages

AD

亞德諾

32-Channel, 3 V/5 V, Single-Supply, 14-Bit, Voltage Output DAC

GENERAL DESCRIPTION The AD5382 is a complete, single-supply, 32-channel, 14-bit denseDAC? available in a 100-lead LQFP package. All 32 channels have an on-chip output amplifier with rail-to-rail operation. The AD5382 includes an internal software-selectable 1.25 V/2.5 V, 10 ppm/°C reference, an o

文件：616.29 Kbytes 頁數(shù)：40 Pages

AD

亞德諾