2.5 V to 5.5 V, 115 uA, Parallel Interface Single Voltage-Output 8-/10-/12-Bit DACs

GENERAL DESCRIPTION The AD5330/AD5331/AD5340/AD53411 are single 8-/10-/12- bit DACs. They operate from a 2.5 V to 5.5 V supply consuming just 115 μA at 3 V and feature a power-down mode that further reduces the current to 80 nA. The devices incorporate an on-chip output buffer that can drive the

文件：359.53 Kbytes 頁(yè)數(shù)：20 Pages

AD

亞德諾

2.5 V to 5.5 V, 230uA, Parallel Interface Dual Voltage-Output 8-/10-/12-Bit DACs

GENERAL DESCRIPTION The AD5332/AD5333/AD5342/AD5343 are dual 8-, 10-, and 12-bit DACs. They operate from a 2.5 V to 5.5 V supply consuming just 230 μA at 3 V, and feature a power-down pin, PD that further reduces the current to 80 nA. These devices incorporate an on-chip output buffer that can dr

文件：274.89 Kbytes 頁(yè)數(shù)：20 Pages

AD

亞德諾

2.5 V to 5.5 V, 500 uA, Parallel Interface Quad Voltage-Output 8-/10-/12-Bit DACs

GENERAL DESCRIPTION The AD5334/AD5335/AD5336/AD5344 are quad 8-, 10-, and 12-bit DACs. They operate from a 2.5 V to 5.5 V supply consuming just 500 μA at 3 V, and feature a power-down mode that further reduces the current to 80 nA. These devices incorporate an on-chip output buffer that can drive

文件：324.46 Kbytes 頁(yè)數(shù)：20 Pages

AD

亞德諾

2.5 V to 5.5 V, 500 關(guān)A, Quad Voltage Output 8-/10-/12-Bit DACs in 10-Lead Packages

GENERAL DESCRIPTION The AD5304/AD5314/AD53241 are quad 8-, 10-, and 12-bit buffered voltage output DACs in 10-lead MSOP and 10-lead LFCSP packages that operate from a single 2.5 V to 5.5 V supply, consuming 500 μA at 3 V. Their on-chip output amplifiers allow rail-to-rail output swing to be achie

文件：357.74 Kbytes 頁(yè)數(shù)：24 Pages

AD

亞德諾

2.5 V to 5.5 V, 500 關(guān)A, 2-Wire Interface Interface

文件：565.67 Kbytes 頁(yè)數(shù)：24 Pages

AD

亞德諾

2.5 V to 5.5 V, Parallel Interface Octal Voltage Output 8-/10-/12-Bit DACs

文件：476.13 Kbytes 頁(yè)數(shù)：24 Pages

AD

亞德諾

2.5V至5.5V、115 μA、并行接口、單通道、電壓輸出10位DAC

AD5330/AD5331/AD5340/AD5341分別是單通道、8/10/12位DAC，均采用2.5 V至5.5 V電源供電，3 V時(shí)功耗僅115 μA，并具有掉電模式，使功耗降至80 nA。上述器件均集成一個(gè)片內(nèi)輸出緩沖，可將輸出同時(shí)驅(qū)動(dòng)至兩個(gè)供電軌；而AD5330、AD5340和AD5341允許選擇緩沖或無(wú)緩沖基準(zhǔn)電壓輸入。\n\n AD5330/AD5331/AD5340/AD5341均具有一個(gè)并行接口。由CS選擇器件，數(shù)據(jù)則在WR的上升沿載入輸入寄存器。\n\n 通過(guò)GAIN引腳，可將輸出范圍設(shè)置為0 V至VREF或0 V至2 × VREF。 \n\n ? 單通道10位DAC，采用20引腳TSSOP封裝\n\n? 低功耗工作：115 μA (3 V)，140 μA (5 V)\n\n? 省電模式（通過(guò)PD引腳）：80 nA (3 V)，200 nA (5 V)\n\n? 2.5 V至5.5 V電源供電;

ADI

亞德諾

2.5 V to 5.5 V, 115 uA, Parallel Interface Single Voltage-Output 8-/10-/12-Bit DACs

GENERAL DESCRIPTION The AD5330/AD5331/AD5340/AD53411 are single 8-/10-/12- bit DACs. They operate from a 2.5 V to 5.5 V supply consuming just 115 μA at 3 V and feature a power-down mode that further reduces the current to 80 nA. The devices incorporate an on-chip output buffer that can drive the

文件：359.53 Kbytes 頁(yè)數(shù)：20 Pages

AD

亞德諾

2.5 V to 5.5 V, 115 關(guān)A, Parallel Interface Single Voltage-Output 8-/10-/12-Bit DACs

文件：542.25 Kbytes 頁(yè)數(shù)：28 Pages

AD

亞德諾

2.5 V to 5.5 V, 115 關(guān)A, Parallel Interface Single Voltage-Output 8-/10-/12-Bit DACs

文件：542.25 Kbytes 頁(yè)數(shù)：28 Pages

AD

亞德諾