2.5 V to 5.5 V, 500 關(guān)A, Quad Voltage Output 8-/10-/12-Bit DACs in 10-Lead Packages

GENERAL DESCRIPTION The AD5304/AD5314/AD53241 are quad 8-, 10-, and 12-bit buffered voltage output DACs in 10-lead MSOP and 10-lead LFCSP packages that operate from a single 2.5 V to 5.5 V supply, consuming 500 μA at 3 V. Their on-chip output amplifiers allow rail-to-rail output swing to be achie

文件：357.74 Kbytes 頁數(shù)：24 Pages

AD

亞德諾

2.5 V to 5.5 V Octal Voltage Output 8-/10-/12-Bit DACs in 16-Lead TSSOP

GENERAL DESCRIPTION The AD5308/AD5318/AD5328 are octal 8-, 10-, and 12-bit buffered voltage output DACs in a 16-lead TSSOP. They operate from a single 2.5 V to 5.5 V supply, consuming 0.7 mA typical at 3 V. Their on-chip output amplifiers allow the outputs to swing rail-to-rail with a slew rate o

文件：308.28 Kbytes 頁數(shù)：19 Pages

AD

亞德諾

2.5 V to 5.5 V Octal Voltage Output 8-/10-/12-Bit DACs in 16-Lead TSSOP

文件：575.31 Kbytes 頁數(shù)：24 Pages

AD

亞德諾

2.5 V to 5.5 V, 500 關(guān)A, 2-Wire Interface Interface

文件：565.67 Kbytes 頁數(shù)：24 Pages

AD

亞德諾

2.5 V to 5.5 V Octal Voltage Output 8-/10-/12-Bit DACs in 16-Lead TSSOP

文件：408.01 Kbytes 頁數(shù)：28 Pages

AD

亞德諾

2.5 V至5.5 V、八通道、電壓輸出12位DAC，采用16引腳TSSOP封裝

AD5308/AD5318/AD5328分別是八通道、8/10/12位緩沖電壓輸出DAC，采用16引腳TSSOP封裝。這些器件采用2.5 V至5.5 V單電源供電，3 V時典型功耗為0.7 mA。內(nèi)置的片內(nèi)輸出放大器能夠提供軌到軌輸出擺幅，壓擺率為0.7 V/μs。AD5308/AD5318/AD5328采用多功能三線式串行接口，能夠以最高30 MHz的時鐘速率工作，并與標準SPI、QSPI、MICROWIRE、DSP接口標準兼容。 \n\n 八個DAC的基準電壓從兩個基準電壓引腳獲得（一個引腳對應(yīng)四個DAC）。這些基準電壓輸入可以配置為緩沖、無緩沖或VDD輸入。上述器件均內(nèi)置一個上 ? AD5308：一個16引腳TSSOP封裝中集成8個緩沖8位DAC，A級：±1 LSB INL，B級：±0.75 LSB INL \n\n? AD5318：一個16引腳TSSOP封裝中集成8個緩沖10位DAC，A級：±4 LSB INL，B級：±3 LSB INL \n\n? AD5328：一個16引腳TSSOP封裝中集成8個緩沖12位DAC，A級：±16 LSB INL，B級：±12 LSB INL \n\n? 低功耗工作：0.7 mA （3 V）\n\n? 掉電模式功耗：120 nA (3 V)，400 nA (5 V) \n\n? 雙緩沖輸入邏輯;

ADI

亞德諾

2.5 V to 5.5 V Octal Voltage Output 8-/10-/12-Bit DACs in 16-Lead TSSOP

GENERAL DESCRIPTION The AD5308/AD5318/AD5328 are octal 8-, 10-, and 12-bit buffered voltage output DACs in a 16-lead TSSOP. They operate from a single 2.5 V to 5.5 V supply, consuming 0.7 mA typical at 3 V. Their on-chip output amplifiers allow the outputs to swing rail-to-rail with a slew rate o

文件：408.01 Kbytes 頁數(shù)：28 Pages

AD

亞德諾

2.5 V to 5.5 V Octal Voltage Output 8-/10-/12-Bit DACs in 16-Lead TSSOP

文件：408.01 Kbytes 頁數(shù)：28 Pages

AD

亞德諾

2.5 V to 5.5 V Octal Voltage Output 8-/10-/12-Bit DACs in 16-Lead TSSOP

文件：408.01 Kbytes 頁數(shù)：28 Pages

AD

亞德諾

2.5 V to 5.5 V Octal Voltage Output 8-/10-/12-Bit DACs in 16-Lead TSSOP

文件：408.01 Kbytes 頁數(shù)：28 Pages

AD

亞德諾