2.5 V to 5.5 V, 230uA, Parallel Interface Dual Voltage-Output 8-/10-/12-Bit DACs

GENERAL DESCRIPTION The AD5332/AD5333/AD5342/AD5343 are dual 8-, 10-, and 12-bit DACs. They operate from a 2.5 V to 5.5 V supply consuming just 230 μA at 3 V, and feature a power-down pin, PD that further reduces the current to 80 nA. These devices incorporate an on-chip output buffer that can dr

文件：274.89 Kbytes 頁數(shù)：20 Pages

AD

亞德諾

2.5 V to 5.5 V, 115 uA, Parallel Interface Single Voltage-Output 8-/10-/12-Bit DACs

GENERAL DESCRIPTION The AD5330/AD5331/AD5340/AD53411 are single 8-/10-/12- bit DACs. They operate from a 2.5 V to 5.5 V supply consuming just 115 μA at 3 V and feature a power-down mode that further reduces the current to 80 nA. The devices incorporate an on-chip output buffer that can drive the

文件：359.53 Kbytes 頁數(shù)：20 Pages

AD

亞德諾

2.5 V to 5.5 V, 230 uA Dual Rail-to-Rail, Voltage Output 8-/10-/12-Bit DACs

GENERAL DESCRIPTION The AD5302/AD5312/AD5322 are dual 8-, 10-, and 12-bit buffered voltage output DACs in a 10-lead MSOP that operate from a single 2.5 V to 5.5 V supply, consuming 230 μA at 3 V. Their on-chip output amplifiers allow the outputs to swing rail to-rail with a slew rate of 0.7 V/μs.

文件：207.94 Kbytes 頁數(shù)：16 Pages

AD

亞德諾

2.5 V to 5.5 V, 500 uA, Parallel Interface Quad Voltage-Output 8-/10-/12-Bit DACs

GENERAL DESCRIPTION The AD5334/AD5335/AD5336/AD5344 are quad 8-, 10-, and 12-bit DACs. They operate from a 2.5 V to 5.5 V supply consuming just 500 μA at 3 V, and feature a power-down mode that further reduces the current to 80 nA. These devices incorporate an on-chip output buffer that can drive

文件：324.46 Kbytes 頁數(shù)：20 Pages

AD

亞德諾

2.5 V to 5.5 V, 500 關(guān)A, Quad Voltage Output 8-/10-/12-Bit DACs in 10-Lead Packages

GENERAL DESCRIPTION The AD5304/AD5314/AD53241 are quad 8-, 10-, and 12-bit buffered voltage output DACs in 10-lead MSOP and 10-lead LFCSP packages that operate from a single 2.5 V to 5.5 V supply, consuming 500 μA at 3 V. Their on-chip output amplifiers allow rail-to-rail output swing to be achie

文件：357.74 Kbytes 頁數(shù)：24 Pages

AD

亞德諾

2.5 V to 5.5 V, 500 關(guān)A, 2-Wire Interface Interface

文件：565.67 Kbytes 頁數(shù)：24 Pages

AD

亞德諾

2.5 V to 5.5 V, 500 uA, 2-Wire Interface Quad Voltage Output, 8-/10-/12-Bit DACs

文件：427.29 Kbytes 頁數(shù)：20 Pages

AD

亞德諾

2.5 V至5.5 V、230 μA、雙通道、軌到軌電壓輸出、8位DAC，采用10引腳MICROSOIC封裝

AD5302/AD5312/AD5322分別是雙通道8/10/12位、緩沖電壓輸出DAC，提供10引腳mSOIC封裝，采用+2.5 V至+5.5 V單電源供電，3 V時(shí)功耗為230 mA。這些器件內(nèi)置片內(nèi)輸出放大器，能夠提供軌到軌輸出擺幅，壓擺率為0.7 V/ms。AD5302/AD5312/AD5322采用多功能三線式串行接口，能夠以最高30 MHz的時(shí)鐘速率工作，并與標(biāo)準(zhǔn)SPI?、QSPI?、MICROWIRE?、DSP接口標(biāo)準(zhǔn)兼容。\n\n 產(chǎn)品特色提供10引腳MicroSOIC封裝低功耗，采用2.5 V至5.5 V單電源供電3 V時(shí)功耗為0.7 mW，5 V時(shí)功耗為1.5 m ? 一個(gè)封裝中集成兩個(gè)8位DAC\n\n? 微功耗:300 μA(5 V，包括基準(zhǔn)電流)\n\n? 省電模式:200 nA (5 V)，50 nA (3 V)\n\n? 通過設(shè)計(jì)保證單調(diào)性\n\n? 上電復(fù)位至0 V;

ADI

亞德諾

Four Channel ECL Delay Line

PRODUCT DESCRIPTION The AD53020 is a four-channel delay line designed for use in automatic test equipment and digital logic systems. High speed bipolar transistors and a 44-lead plastic PLCC package with internal heat spreader provide high frequency performance at a minimum of space, cost and pow

文件：70.62 Kbytes 頁數(shù)：4 Pages

AD

亞德諾

2.5 V to 5.5 V, 230 uA Dual Rail-to-Rail, Voltage Output 8-/10-/12-Bit DACs

GENERAL DESCRIPTION The AD5302/AD5312/AD5322 are dual 8-, 10-, and 12-bit buffered voltage output DACs in a 10-lead MSOP that operate from a single 2.5 V to 5.5 V supply, consuming 230 μA at 3 V. Their on-chip output amplifiers allow the outputs to swing rail to-rail with a slew rate of 0.7 V/μs.

文件：207.94 Kbytes 頁數(shù)：16 Pages

AD

亞德諾