BtB RECEPT VERT DR SMT 8.5mm

文件：165.72 Kbytes 頁數(shù)：2 Pages

FCI-CONNECTOR

BtB RECEPT VERT DR SMT 8.5mm

文件：165.72 Kbytes 頁數(shù)：2 Pages

FCI-CONNECTOR

Programmable Timing Control Hub? for Next Gen P4? processor

IDT952906A is a 48 pin clock chip for VIA VN800/CN700/P4M800 style chipsets. When used with a fanout DDR buffer, such as the 93788, it provides all the necessary clock signals for such a system. The IDT952906A is part of a whole new line of IDT clock generators and buffers called TCH? (Timing Contro 3 - 0.7V current-mode differential CPU pairs\n10 - PCI, 3 free running, 33MHz\n2 - REF, 14.318MHz\n3 - 3V66, 66.66MHz\n1 - 48MHz\n1 - 24/48MHz\n2 - 25MHz @ 2.5V;

Renesas

瑞薩

Programmable Timing Control Hub? For Next GEN P4? Processor

Programmable Timing Control Hub? for Next Gen P4? processor 3 - 0.7V current-mode differential CPU pairs\n10 - PCI, 3 free running, 33MHz\n2 - REF, 14.318MHz\n3 - 3V66, 66.66MHz\n1 - 48MHz\n1 - 24/48MHz\n2 - 25MHz @ 2.5V\nCPU/SRC outputs cycle-cycle jitter < 125ps\n3V66 outputs cycle-cycle jitter < 250ps\nPCI outputs cycle-cycle jitter < 250ps\nCPU - AGP ske;

Renesas

瑞薩

Amphenol Communications Solutions 排母

Amphenol

安費(fèi)諾

Package：48-TFSOP（0.240"，6.10mm 寬）；包裝：管件 類別：集成電路（IC） 應(yīng)用特定時鐘/定時 描述：IC TIMING CTRL HUB P4 48-TSSOP

Renesas Electronics America Inc