VIA Pro266/PN266/CLE266/CM400 chipset for PIII/Tualatin/C3Processor

The IDT950908 is part of a whole new line of IDT clock generators and buffers called TCH? (Timing Control Hub). This part incorporates IDT's newest clock technology which offers more robust features and functionality. Employing the use of a serially programmable I2C interface, this device can adjust 1 - Pair of differential CPU clocks @ 3.3V (CK408)/\n1 - Pair of differential open drain CPU clocks (K7)\n2 - Push pull CPUT_CS clocks @ 2.5V\n3 - AGP @ 3.3V\n7 - PCI @ 3.3V\n1 - 48MHz @ 3.3V fixed\n1 - 24_48MHz @ 3.3V\n2 - REF @ 3.3V, 14.318MHz;

Renesas

瑞薩

Programmable Timing Control Hub? For P4?

The 950910 is a single chip clock solution for desktop designs using the VIA P4X/P4M/KT/KN266/333 style chipsets with PC133 or DDR memory. The 950910 is part of a whole new line of ICS clock generators and buffers called TCH? (Timing Control Hub). This part incorporates ICS's newest clock technology 1 - Pair of differential CPU clocks @ 3.3V (CK408)/ 1 - Pair of differential open drain CPU clocks (K7)\n1 - Pair of differential push pull CPU_CS clocks @ 2.5V\n3 - AGP @ 3.3V\n7 - PCI @ 3.3V\n1 - 48MHz @ 3.3V fixed\n1 - 24_48MHz @ 3.3V\n2 - REF @ 3.3V, 14.318MHz\nCPU_CS - CPUT/C: <±250ps\nCPU_CS -;

Renesas

瑞薩

包裝：線軸 類別：電纜，電線 多芯導(dǎo)線 描述：CBL 9PR 24AWG SHLD

HIRSCHMANN

包裝：線軸 類別：電纜，電線 多芯導(dǎo)線 描述：CBL 9PR 24AWG SHLD

HIRSCHMANN