Programmable Timing Control Hub? For P4?

The 950220 is a single chip clock solution for desktop designs using the Intel 845 chipset with PC133 or DDR memory. It provides all necessary clock signals for such a system. The 950220 is part of a whole new line of ICS clock generators and buffers called TCH? (Timing Control Hub). This part incor 3 - Pairs of differential CPU clocks @ 3.3V\n3 - 3V66 @ 3.3V\n9 - PCI @ 3.3V\n2 - 48MHz @ 3.3V fixed\n1 - 24_48MHz @ 3.3V, 48MHz, 24Mhz or 66MHz\n1 - REF @ 3.3V, 14.318MHz\nProgrammable output frequency.\nProgrammable output divider ratios.\nProgrammable output rise/fall time.\nProgrammable output s;

Renesas

瑞薩

Programmable Timing Control Hub??for P4?

文件：170.26 Kbytes 頁(yè)數(shù)：20 Pages

ICST

Programmable Timing Control Hub? for P4?

Output Features: ? 3 - Pairs of differential CPU clocks @ 3.3V ? 3 - 3V66 @ 3.3V ? 9 - PCI @ 3.3V ? 2 - 48MHz @ 3.3V fixed ? 1 - 24_48MHz @ 3.3V, 48MHz, 24Mhz or 66MHz ? 1 - REF @ 3.3V, 14.318MHz Features/Benefits: ? Programmable output frequency. ? Programmable output divider ratios. ?

文件：425.22 Kbytes 頁(yè)數(shù)：21 Pages

RENESAS

瑞薩

Programmable Timing Control Hub??for P4?

文件：238 Kbytes 頁(yè)數(shù)：20 Pages

ICSI