Programmable Dual-Range DC Power Supplies

文件：2.51141 Mbytes 頁數(shù)：6 Pages

BK

B&K Precision Corporation

絲?。?a target="_blank" title="Marking" href="/tbd/marking.html">TBD；Package：SOIC；CLOCK SYNCHRONIZER AND MULTIPLIER

? On-chip Phase-Locked Loop for clocks synchronization. ? Synchronizes frequencies up to 107 MHz (output) @ 5.0 V ? ±1ns skew (max) between input & output clocks @ 5.0 V ? Can recover poor duty cycle clocks ? CLK1 to CLK2 skew controlled to within ±1ns @ 5.0 V ? 3.0 - 5.5 V supply range ?

文件：484.66 Kbytes 頁數(shù)：13 Pages

RENESAS

瑞薩

絲?。?a target="_blank" title="Marking" href="/tbd/marking.html">TBD；Package：SOIC；CLOCK SYNCHRONIZER AND MULTIPLIER

? On-chip Phase-Locked Loop for clocks synchronization. ? Synchronizes frequencies up to 107 MHz (output) @ 5.0 V ? ±1ns skew (max) between input & output clocks @ 5.0 V ? Can recover poor duty cycle clocks ? CLK1 to CLK2 skew controlled to within ±1ns @ 5.0 V ? 3.0 - 5.5 V supply range ?

文件：484.66 Kbytes 頁數(shù)：13 Pages

RENESAS

瑞薩

絲?。?a target="_blank" title="Marking" href="/tbd/marking.html">TBD；Package：SOIC；CLOCK SYNCHRONIZER AND MULTIPLIER

? On-chip Phase-Locked Loop for clocks synchronization. ? Synchronizes frequencies up to 107 MHz (output) @ 5.0 V ? ±1ns skew (max) between input & output clocks @ 5.0 V ? Can recover poor duty cycle clocks ? CLK1 to CLK2 skew controlled to within ±1ns @ 5.0 V ? 3.0 - 5.5 V supply range ?

文件：484.66 Kbytes 頁數(shù)：13 Pages

RENESAS

瑞薩

絲印：TBD；Package：SOIC；CLOCK SYNCHRONIZER AND MULTIPLIER

? On-chip Phase-Locked Loop for clocks synchronization. ? Synchronizes frequencies up to 107 MHz (output) @ 5.0 V ? ±1ns skew (max) between input & output clocks @ 5.0 V ? Can recover poor duty cycle clocks ? CLK1 to CLK2 skew controlled to within ±1ns @ 5.0 V ? 3.0 - 5.5 V supply range ?

文件：484.66 Kbytes 頁數(shù)：13 Pages

RENESAS

瑞薩

CLOCK SYNCHRONIZER AND MULTIPLIER

文件：302.59 Kbytes 頁數(shù)：12 Pages

IDT

Clock Synchronizer and Multiplier

The IDT9170B generates an output clock which is synchronized to a given continuous input clock with zero delay (±1ns at 5 V VDD). Using IDT's proprietary phase-locked loop (PLL) analog CMOS technology, the IDT9170B is useful for regenerating clocks in high speed systems where skew is a major concern On-chip Phase-Locked Loop for clocks synchronization.\nSynchronizes frequencies up to 107 MHz (output) @ 5.0 V\n±1ns skew (max) between input & output clocks @ 5.0 V\nCan recover poor duty cycle clocks\nCLK1 to CLK2 skew controlled to within ±1ns @ 5.0 V\n3.0 - 5.5 V supply range\nLow power CMOS tec;

Renesas

瑞薩

CLOCK SYNCHRONIZER AND MULTIPLIER

Renesas

瑞薩

Package：8-SOIC（0.154"，3.90mm 寬）；包裝：卷帶（TR）剪切帶（CT） 類別：集成電路（IC） 時鐘發(fā)生器，PLL，頻率合成器 描述：IC CLK SYNTHESIZER/MULT 8SOIC

Renesas Electronics America Inc