絲?。?strong>910；SLIM INDUCTOR-RoHS

文件：179.46 Kbytes 頁(yè)數(shù)：3 Pages

FENGJUI

峰瑞科技

絲印：910780E；Package：LFPAK56；N-channel 80 V, 107 mΩ logic level MOSFET in LFPAK56

1. General description Logic level N-channel MOSFET in an LFPAK56 (Power SO8) package using TrenchMOS technology. This product has been designed and qualified to AEC Q101 standard for use in high performance automotive applications. 2. Features and benefits ? Q101 compliant ? Repetitive aval

文件：744.87 Kbytes 頁(yè)數(shù)：13 Pages

NEXPERIA

安世

絲印：9101B；Package：QFN；24-/48-Port IEEE 802.3bt PoE PSE Controller

FEATURES ? Fully Compliant IEEE 802.3bt Type 3 2-Pair PSE ? Up to 48 PSE Ports with One Power Channel per Port ? +80V/–20V Tolerant Port-Facing Pins ? ECC-Protected eFlash and Data RAMs ? Industry-Leading Power Path Efficiency ? 100mΩ Sense Resistance ? 30mΩ or Lower MOSFET RDS(ON) ? Chips

文件：2.57353 Mbytes 頁(yè)數(shù)：39 Pages

AD

亞德諾

絲?。?a target="_blank" title="Marking" href="/91012/marking.html">91012；Package：QFN；12/24-Port IEEE 802.3bt PoE PSE Controller

DESCRIPTION The LTC?9101-2 chipset is a 12/24-port power sourcing equipment (PSE) controller designed for use in IEEE 802.3bt Type 3 and 4 compliant Power over Ethernet (PoE) systems. The LTC9101-2/LTC9102 is designed to power compliant 802.3af, 802.3at, and 802.3bt PDs. The LTC9101-2/LTC9102

文件：3.24194 Mbytes 頁(yè)數(shù)：44 Pages

AD

亞德諾

絲?。?a target="_blank" title="Marking" href="/91012/marking.html">91012；Package：QFN；12/24-Port IEEE 802.3bt PoE PSE Controller

DESCRIPTION The LTC?9101-2 chipset is a 12/24-port power sourcing equipment (PSE) controller designed for use in IEEE 802.3bt Type 3 and 4 compliant Power over Ethernet (PoE) systems. The LTC9101-2/LTC9102 is designed to power compliant 802.3af, 802.3at, and 802.3bt PDs. The LTC9101-2/LTC9102

文件：3.24194 Mbytes 頁(yè)數(shù)：44 Pages

AD

亞德諾

絲印：91013；Package：QFN；8/16-Port IEEE 802.3at PoE PSE Controller with Power Management and LED Control

DESCRIPTION The LTC?9101-3/LTC9103 chipset is a 8/16-port power sourcing equipment (PSE) controller and power manager designed for use in IEEE 802.3at compliant Power over Ethernet (PoE) systems. The LTC9101-3 manages a user-defined system-level power budget across all ports. Port power is a

文件：2.59776 Mbytes 頁(yè)數(shù)：30 Pages

AD

亞德諾

絲?。?a target="_blank" title="Marking" href="/91013/marking.html">91013；Package：QFN；8/16-Port IEEE 802.3at PoE PSE Controller with Power Management and LED Control

DESCRIPTION The LTC?9101-3/LTC9103 chipset is a 8/16-port power sourcing equipment (PSE) controller and power manager designed for use in IEEE 802.3at compliant Power over Ethernet (PoE) systems. The LTC9101-3 manages a user-defined system-level power budget across all ports. Port power is a

文件：2.59776 Mbytes 頁(yè)數(shù)：30 Pages

AD

亞德諾

絲?。?a target="_blank" title="Marking" href="/9101/marking.html">9101；Package：EQFN-24-LE；Low Power Analog Front End

■FEATURES ●Supply Voltage +2.4V to +3.6V ●Low Current Consumption 4μA (OPA, OPB), 150μA (ADC) ●Low Noise Amplifier 1.3μVpp typ. (0.1 to 10Hz) ●Low Offset Voltage Amplifier 300μV max. ●RF immunity Amplifier ●Programmable Cell Bias Voltage OPA: 0.3V to 1.7V (7 steps) OPB: 0.25V to 1.75V (50

文件：1.76758 Mbytes 頁(yè)數(shù)：61 Pages

NJRC

日本無(wú)線

絲?。?a target="_blank" title="Marking" href="/9102/marking.html">9102；Package：DMP8；Digital Earth Leakage Current Detector IC

■FEATURES ●Power Supply VDD 4.0V to 5.5V ●Operating Temperature -40℃ to 105℃ ●Built-in High Precision ADC 14-Bit ●Sinc3 Digital Filter -3dB Frequency = 150Hz ●Internal Power Supply VREG=3.3V VCOM=1.65V ●Earth Leakage Detector Condition (TMD) Type A / Type AC switchable ●Five times trip le

文件：523.52 Kbytes 頁(yè)數(shù)：22 Pages

NJRC

日本無(wú)線

絲印：9102A；Package：DMP8；Digital Earth Leakage Current Detector IC

■FEATURES ●Power Supply VDD 4.0V to 5.5V ●Operating Temperature -40℃ to 105℃ ●Built-in High Precision ADC 14-Bit ●Sinc3 Digital Filter -3dB Frequency = 150Hz ●Internal Power Supply VREG=3.3V VCOM=1.65V ●Earth Leakage Detector Condition (TMD) Type A / Type AC switchable ●Five times trip le

文件：523.52 Kbytes 頁(yè)數(shù)：22 Pages

NJRC

日本無(wú)線