Low Voltage, Low Skew 3.3V LVPECL Clock Generator

Features ? Ten differential 3.3V LVPECL outputs ? Selectable differential CLK0, nCLK0 or LVCMOS/LVTTL CLK1 inputs ? CLK0, nCLK0 supports the following input types: LVPECL, LVDS, LVHSTL, SSTL, HCSL ? CLK1 accepts the following input levels: LVCMOS or LVTTL ? Maximum output frequency: 350MHz

文件：406.63 Kbytes 頁數(shù)：18 Pages

RENESAS

瑞薩

Low Voltage, Low Skew 3.3V LVPECL Clock Generator

文件：210.88 Kbytes 頁數(shù)：17 Pages

IDT

Low Voltage, Low Skew 3.3V LVPECL Clock Generator

The 8732-01 is a low voltage, low skew, 3.3V LVPECL Clock Generator. The 8732-01 has two selectable clock inputs. The CLK0, nCLK0 pair can accept most standard differential input levels. The single ended clock input accepts LVCMOS or LVTTL input levels. The 8732-01 has a fully integrated PLL along w ·Ten differential 3.3V LVPECL outputs\n·Selectable differential CLK0, nCLK0 or LVCMOS/LVTTL CLK1 inputs\n·CLK0, nCLK0 supports the following input types: LVPECL, LVDS, LVHSTL, SSTL, HCSL\n·CLK1 accepts the following input levels: LVCMOS or LVTTL\n·Maximum output frequency: 350MHz\n·VCO range: 250MHz;

Renesas

瑞薩

Maximum output frequency

文件：173.71 Kbytes 頁數(shù)：17 Pages

IDT