MULTILAYER Ceramic Chip Inductor

文件：152.86 Kbytes 頁數(shù)：4 Pages

FILTRAN

費爾蘭特

MULTILAYER Ceramic Chip Inductor

文件：152.86 Kbytes 頁數(shù)：4 Pages

FILTRAN

費爾蘭特

MULTILAYER Ceramic Chip Inductor

文件：152.86 Kbytes 頁數(shù)：4 Pages

FILTRAN

費爾蘭特

FemtoClock? Crystal-to-3.3V,2.5V LVPECL Frequency Synthesizer

The 843002I-01 is a 2 output LVPECL synthesizer optimized to generate Ethernet reference clock frequencies. Using a 25MHz 18pF parallel resonant crystal, the following frequencies can be generated based on the 2 frequency select pins (F_SEL[1:0]): 156.25MHz, 125MHz, and 62.5MHz. The 843002I- 01 uses ·Two 3.3V or 2.5V LVPECL outputs\n·Selectable crystal oscillator interface or LVCMOS/LVTTL single-ended input\n·Supports the following output frequencies: 156.25MHz, 125MHz and 62.5MHz\n·VCO range: 560MHz - 680MHz\n·RMS phase jitter @ 156.25MHz, using a 25MHz crystal (1.875MHz-20MHz): 0.55ps (typica;

Renesas

瑞薩

175MHz,FemtoClock? VCXO Based SONET/SDH Jitter Attenuator

The 843002I-40 is a PLL based synchronous clock generator that is optimized for SONET/SDH line card applications where jitter attenuation and frequency translation is needed. The device contains two internal PLL stages that are cascaded in series. The first PLL stage uses a VCXO which is optimized t ·Two Differential LVPECL outputs\n·Selectable CLKx, nCLKx differential input pairs\n·CLKx, nCLKx pairs can accept the following differential input levels: LVPECL, LVDS, LVHSTL, SSTL, HCSL or single-ended LVCMOS or LVTTL levels\n·Maximum output frequency: 175MHz\n·FemtoClock VCO frequency range: 560M;

Renesas

瑞薩

Package：20-TSSOP（0.173"，4.40mm 寬）；包裝：卷帶（TR） 類別：集成電路（IC） 時鐘發(fā)生器，PLL，頻率合成器 描述：IC SYNTHESIZER LVPECL 20-TSSOP

Renesas Electronics America Inc

Package：20-TSSOP（0.173"，4.40mm 寬）；包裝：托盤 類別：集成電路（IC） 時鐘發(fā)生器，PLL，頻率合成器 描述：IC SYNTHESIZER LVPECL 20-TSSOP

Renesas Electronics America Inc

Package：20-TSSOP（0.173"，4.40mm 寬）；包裝：卷帶（TR） 類別：集成電路（IC） 時鐘發(fā)生器，PLL，頻率合成器 描述：IC SYNTHESIZER LVPECL 20-TSSOP

Renesas Electronics America Inc